초록 ▼

An office desking system includes a worksurface and an accessory system configured for flexible and adjustable attachment to an edge of the worksurface. The accessory system includes C-shaped clamps with legs and an intermediate section forming a cavity for engaging the edge. Each of the legs and th

An office desking system includes a worksurface and an accessory system configured for flexible and adjustable attachment to an edge of the worksurface. The accessory system includes C-shaped clamps with legs and an intermediate section forming a cavity for engaging the edge. Each of the legs and the intermediate section have an attachment feature, such as threaded holes, with the top leg potentially including two attachment features. Accessories such as upright slatwall panels, upright erasable panels, upright tackable panels, upright screens, shelves, downwardly-extending modesty panels, "full height" up-and-down screens, and wire managers are attachable to one or more of the attachment features, in various combinations, to provide a useful and flexible accessory system.

대표청구항 ▼

An office desking system includes a worksurface and an accessory system configured for flexible and adjustable attachment to an edge of the worksurface. The accessory system includes C-shaped clamps with legs and an intermediate section forming a cavity for engaging the edge. Each of the legs and th

An office desking system includes a worksurface and an accessory system configured for flexible and adjustable attachment to an edge of the worksurface. The accessory system includes C-shaped clamps with legs and an intermediate section forming a cavity for engaging the edge. Each of the legs and the intermediate section have an attachment feature, such as threaded holes, with the top leg potentially including two attachment features. Accessories such as upright slatwall panels, upright erasable panels, upright tackable panels, upright screens, shelves, downwardly-extending modesty panels, "full height" up-and-down screens, and wire managers are attachable to one or more of the attachment features, in various combinations, to provide a useful and flexible accessory system. the memory controller, with each of the memory devices comprising an array of memory cells; a memory operation manager operably coupled to the system bus and to the array of memory cells, said memory operation manager being configured to carry out memory program operations on the array, said memory operation manager including a command decoder configured to detect the memory program data command on the tag bus and to cause the memory program data on the data bus to be transferred to a data register block for subsequent programming of the array of memory cells and configured to detect the memory program address command on the tag bus and to cause the memory program address on the data bus to be transferred to an address register block for subsequent programming of the memory program data in the data register block at the memory program address in the address register block. 2. The memory system of claim 1 wherein the memory controller is configured to issue first and second of the memory program address commands and wherein the memory program address comprises a first memory program address segment and a second memory program address segment and wherein the memory controller is configured to transfer the first memory program address command over the tag bus together with the first memory program address segment over the data bus and is configured to transfer the second memory program address command over the tag bus together with the second memory program address segment over the data bus. 3. The memory system of claim 2 wherein the command decoder is configured to detect the first memory program address command on the tag bus and to cause the first memory program address segment on the data bus to be transferred to a first address register of the address register block and to detect the second memory program address command on the tag bus and to cause the second memory program address segment on the data bus to be transferred to a second address register of the address register block. 4. The memory system of claim 3 wherein the memory controller is further configured to issue memory read instructions, with the memory read instructions comprising a memory read address command and a memory read address and with the memory controller being further configured to transfer the memory read address command over the tag bus together with the memory read address over the data bus. 5. The memory system of claim 4 wherein the command decoder is configured to detect the memory read address command on the tag bus and to cause the memory read address on the data bus to be transferred to the address register block. 6. The memory system of claim 5 wherein the memory controller is configured to issue first and second of the memory read address commands and wherein the memory read address comprises a first memory read address segment and a second memory read address segment and wherein the memory controller is configured to transfer the first memory read address command over the tag bus together with the first memory read address segment over the data bus and is configured to transfer the second memory read address command over the tag bus together with the second memory read address segment over the data bus. 7. The memory system of claim 6 wherein the command decoder is configured to detect the first memory read address command on the tag bus and to cause the first memory read address segment on the data bus to be transferred to a third address register of the address register block and to detect the second memory read address command on the tag bus and to cause the second memory read address on the data bus to be transferred to a fourth address register of the address register block. 8. The memory system of claim 7 wherein the first read address command and the first program address command are a same first address command and the second read address command and the second program address command are a same second address command and wh erein the first and third address register are a same first common address register and the second and fourth address register are a same second common address register. 9. The memory system of claim 8 wherein the memory controller is further configured to issue a third address command and where the memory program address and the memory read address further comprise a third address segment, with the memory controller being further configured to transfer the third address command over the tag bus together with the third address segment over the data bus and with the memory controller being configured to detect the third address command on the tag bus and to cause the third address segment on the data bus to be transferred to a third common address register. 10. The memory system of claim 1, wherein the memory operation manager stores an local address for the array, and includes an address comparator configured to compare the memory program address stored in the address register block with the local address, the address comparator issuing a device-enable command with the local address matching the memory program address. 11. The memory system of claim 1, wherein the memory operation manager stores an local address for the array, and includes an address comparator configured to compare the memory program address stored in the address register block with the local address, the address comparator not issuing a device-enable command with the local address not matching the memory program address. 12. The memory system of claim 1, wherein the memory controller is further configured to issue a memory erase command and a memory erase address, the memory controller being configured to transfer the memory erase command over the tag bus with the memory erase address over the data bus, and wherein the command decoder is configured to detect the memory erase command on the tag bus and to cause the memory erase address on the data bus to be transferred to the address register block for subsequent erasing of data in the array at the memory erase address in the address register block. 13. A memory system, comprising: a system bus which includes a tag bus and a data bus; a memory controller operably coupled to the system bus, the memory controller being configured to issue memory read instructions, the memory read instructions including a memory read address command and a memory read address, the memory controller being further configured to transfer the memory read address command over the tag bus together with the memory read address over the data bus; a plurality of memory devices separate from one another and from the memory controller, each of the memory devices including: an array of memory cells; a memory operation manager operably coupled to the system bus and to the array of memory cells, said memory operation manager being configured to carry out memory read instructions on the array, the memory operation manager including a command decoder configured to detect the memory read address command on the tag bus and to cause the memory read address on the data bus to be transferred to an address register block of the memory operation manager for subsequent reading of the array of memory cells at the memory read address in the address register block. 14. The memory system of claim 13, wherein the memory controller is configured to issue first and second of the memory read address commands, wherein the memory read address comprises a first memory read address segment and a second memory read address segment, and wherein the memory controller is configured to transfer the first memory read address command over the tag bus together with the first memory read address segment over the data bus and is configured to transfer the second memory read address command over the tag bus together with the second memory read address segment over the data bus. 15. The memory system of claim 14, wherein the command decoder is configured to detect t