초록 ▼

A reflector for use under a radome disposed on a mobile platform such as an aircraft for reflecting a portion of the electromagnetic energy radiated by an antenna disposed under the radome such that the reflected portion of energy impinges the radome at an angle normal thereto, thereby reducing or e

A reflector for use under a radome disposed on a mobile platform such as an aircraft for reflecting a portion of the electromagnetic energy radiated by an antenna disposed under the radome such that the reflected portion of energy impinges the radome at an angle normal thereto, thereby reducing or eliminating further reflections of the reflected portion of energy within the radome toward the mobile platform on which the radome is mounted. In one preferred embodiment the radome includes a base portion which is covered with a cover of radar absorbing material (RAM). In another embodiment the radome includes a curved base portion which is adapted to match the curvature of the surface of the mobile platform on which the reflector is mounted.

대표청구항 ▼

A reflector for use under a radome disposed on a mobile platform such as an aircraft for reflecting a portion of the electromagnetic energy radiated by an antenna disposed under the radome such that the reflected portion of energy impinges the radome at an angle normal thereto, thereby reducing or e

A reflector for use under a radome disposed on a mobile platform such as an aircraft for reflecting a portion of the electromagnetic energy radiated by an antenna disposed under the radome such that the reflected portion of energy impinges the radome at an angle normal thereto, thereby reducing or eliminating further reflections of the reflected portion of energy within the radome toward the mobile platform on which the radome is mounted. In one preferred embodiment the radome includes a base portion which is covered with a cover of radar absorbing material (RAM). In another embodiment the radome includes a curved base portion which is adapted to match the curvature of the surface of the mobile platform on which the reflector is mounted. riving the pair and generating an intermediate output; and a comparator, which receives the intermediate outputs from the one or more transistor differential pairs and outputs the digital value responsive thereto. 6. An ADC according to claim 5, wherein an input of the comparator is coupled to a bias current source, wherein the current source supplies a current having a value responsive to a constant term in a predetermined inequality defining the digital value. 7. An ADC according to claim 1, wherein the digital value comprises one or more pairs of differential values. 8. An ADC according to claim 1, wherein at least a part of the ADC is implemented using a bipolar technology. 9. An ADC according to claim 1, wherein at least a part of the ADC is implemented using a complementary metal oxide semiconductor (CMOS) technology. 10. An analog-to-digital converter (ADC), comprising: a first plurality of first-level folded-differential-logic-encoders (FDLEs), coupled to receive an analog input signal and respective reference voltages and to provide respective first outputs responsive to comparing a magnitude of the input signal to the respective reference voltages; and a second plurality of second-level FDLEs, which are coupled to receive and combine the outputs of the first-level FDLEs to provide a second plurality of intermediate outputs indicative of the magnitude of the input signal, wherein the second plurality is smaller than the first plurality; and a third-level FDLE, which is coupled to receive and combine the second plurality of intermediate outputs to provide a digital value indicative of the magnitude of the input signal. 11. A method for determining a digital value of an analog signal, comprising: encoding the analog signal in a plurality of first-level folded-differential-logic-encoders (FDLEs) coupled to receive respective reference voltages, so as to provide respective outputs responsive to comparing a magnitude of the analog signal to the respective reference voltages; receiving the outputs of the first-level FDLEs in a second-level FDLE; and generating in the second-level FDLE the digital value responsive to the outputs of the first-level FDLEs. 12. A method according to claim 11, wherein each of the first-level FDLEs comprises one or more differential preamplifiers coupled to respective transistor differential pairs, and wherein encoding the analog signal comprises driving each of the transistor differential pairs with a respective current source. 13. A method according to claim 12, wherein each of the first-level FDLEs comprises a comparator, and wherein encoding the analog signal comprises generating differential outputs from the comparator responsive to inputs from the transistor differential pairs. 14. A method according to claim 13, and comprising: coupling an input of the comparator to a bias current source; and supplying a current having a value responsive to a constant term in a predetermined inequality defining an output of the comparator from the current source. 15. A method according to claim 11, wherein the second-level FDLE comprises a comparator and one or more transistor differential pairs, each pair comprising a respective current source, and wherein generating in the second-level FDLE comprises: driving each of the pairs by its respective current source; generating an intermediate output from each of the pairs; receiving the intermediate output from each of the pairs in the comparator; and outputting the digital value responsive to the received intermediate output. 16. A method according to claim 15, wherein generating in the second-level FDLE comprises: coupling an input of the comparator to a bias current source; and supplying a current from the current source, the current having a value responsive to a constant term in a predetermined inequality defining the digital value. 17. A method according to claim 11, wherein the digital value comprises one or more pai