$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for converting graphical programs into hardware implementations which utilize probe insertion 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
  • G06F-009/45
  • G09G-005/00
출원번호 US-0500187 (2000-02-07)
발명자 / 주소
  • Kodosky, Jeffrey L.
  • Andrade, Hugo
  • Odom, Brian Keith
  • Butler, Cary Paul
  • Mihal, Andrew
출원인 / 주소
  • National Instruments Corporation
대리인 / 주소
    Meyertons Hood Kivlin Kowert & Goetzel, P.C.
인용정보 피인용 횟수 : 108  인용 특허 : 12

초록

A computer-implemented system and method for generating a hardware implementation of graphical code. The method may operate to configure an instrument to perform measurement functions, wherein the instrument includes a programmable hardware element. The method comprises first creating a graphical pr

대표청구항

A computer-implemented system and method for generating a hardware implementation of graphical code. The method may operate to configure an instrument to perform measurement functions, wherein the instrument includes a programmable hardware element. The method comprises first creating a graphical pr

이 특허에 인용된 특허 (12)

  1. Kodosky Jeffrey L ; Shah Darshan ; DeKey Samson ; Rogers Steven, Embedded graphical programming system.
  2. Wolber Susan G. (Fort Collins CO), Line probe diagnostic display in an iconic programming system.
  3. Kodosky Jeffrey L. (Travis County TX), Method and apparatus for providing autoprobe features in a graphical data flow diagram.
  4. Dangelo Carlos (Los Gatos CA) Watkins Daniel (Los Altos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  5. Jain Prem P., Method for graphically representing a digital device as a behavioral description with data and control flow elements, and for converting the behavioral description to a structural description.
  6. Sismilich Robert C. (Rockaway NJ), Method for using interactive computer graphics to control electronic instruments.
  7. Ryan Arthur ; Andrade Hugo, Reconfigurable test system.
  8. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  9. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
  10. Thomsen Carsten ; Kodosky Jeffrey L., System and method for providing audio probe and debugging features in a graphical data flow program.
  11. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  12. Panchul Yuri V. ; Soderman Donald A. ; Coleman Denis R., System for converting hardware designs in high-level programming language to hardware implementations.

이 특허를 인용한 특허 (108)

  1. Odom,Brian Keith; Kellam,Jeffrey J.; Castro,Rafael; Bryson,Kyle, Adapting a plurality of measurement cartridges using cartridge controllers.
  2. Carter, Richard J., Algorithm-to-hardware system and method for creating a digital circuit.
  3. Hams, Colin; Granatelli, David Barry; Street, Thomas; Laycock, Graeme; Cupitt, David James; Willmott, Matthew, Apparatus and method for generating industrial process graphics.
  4. Bertram, Randal Lee; Ehrenzeller, Andrew; Happ, Alan J.; Molander, Mark E.; Ortega, Kerry A., Apparatus, system, and method for aurally indicating progress.
  5. Kathail, Vinod K.; Hwang, L. James; Mohan, Sundararajarao; Carrillo, Jorge E.; Sun, Hua; Shui, Tom; Chobe, Yogesh L., Automatic implementation of a customized system-on-chip.
  6. Orofino, II,Donald Paul; Mani,Ramamurthy, Block modeling input/output buffer.
  7. Orofino, II, Donald Paul; Mani, Ramamurthy, Block modeling input/output buffer having first and second block of block diagram for passing a plurality of data between said first and second blocks.
  8. Kelbon, Richard G.; Mitzner, Kraig D., Circuit board diagnostic operating center.
  9. Nixon, Mark J.; Blevins, Terrence L.; Christensen, Daniel D.; Muston, Paul Richard; Beoughter, Ken J., Collecting and delivering data to a big data machine in a process control system.
  10. Nixon, Mark J.; Blevins, Terrence; Christensen, Daniel Dean; Muston, Paul Richard; Beoughter, Ken, Collecting and delivering data to a big data machine in a process control system.
  11. Reynolds,Bart; Bean,Keith R.; Kirkwood,Daniel P.; Barei,James F.; Ralston,Benjamin D., Comparing graphical and netlist connections of a programmable logic device.
  12. Moona,Rajat; Klein,Russell Alan, Compiling memory dereferencing instructions from software to hardware in an electronic design.
  13. Snider, Gregory Stuart, Computer readable medium and a method for representing an electronic circuit as a routing-resource graph.
  14. Allstrom, Peter E.; Howe, Spencer K., Configurator with embedded firmware for offline instrument user settings implementation.
  15. Foote,Garritt W.; Truchard,James J.; Odom,Brian Keith, Configuring programmable hardware on a device to communicate with cards based on ID information of the cards.
  16. Reynolds, Bart; Bean, Keith R.; Kirkwood, Daniel P.; Barei, James F.; Ralston, Benjamin D., Constructing a model of a programmable logic device.
  17. Odom,Brian Keith, Controlling modular measurement cartridges that convey interface information with cartridge controllers.
  18. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J.; Nagarajan, Sarvesh V., Customizing synchronization of custom code among multiple programmable hardware elements within a system.
  19. Hepworth,Paul; Powell,George, Data collection device with integrated data translation.
  20. Zornio, Peter; Nixon, Mark J.; Wojsznis, Wilhelm K.; Lucas, Michael J.; Muston, Paul R.; Rotvold, Eric D.; Blevins, Terrence L.; Law, Gary K., Data pipeline for process control system analytics.
  21. Reynolds, Bart; Bean, Keith R.; Kirkwood, Daniel P.; Barei, James F.; Ralston, Benjamin D., Determining networks of a tile module of a programmable logic device.
  22. Kornerup, Jacob; Vrancic, Aljosa, Deterministic communication between graphical programs executing on different computer systems.
  23. Kornerup, Jacob; Vrancic, Aljosa, Deterministic communication between graphical programs executing on different computer systems using variable nodes.
  24. Patel, Kunal H.; Klipec, David E., Deterministic reconfiguration of measurement modules using double buffered DMA.
  25. Schultz,Kevin L.; Vazquez,Nicolas, Displaying operations in an application using a graphical programming representation.
  26. Brown, Ryan H.; Graf, Christopher F., Dynamic synchronization in a target system having multiple programmable hardware elements.
  27. Hepworth,Paul J.; Yatsenko,Dimitri V.; Smith,Darren P., Extensible application interface using machine-readable graphical codes.
  28. Odom,Brian Keith; Kellam,Jeffrey J.; Castro,Rafael; Bryson,Kyle, Generating a data stream from cartridge controllers using a plurality of measurement cartridges.
  29. Nixon, Mark J.; Beoughter, Ken J.; Christensen, Daniel D., Generating checklists in a process control environment.
  30. Alexander, Jay A., Generation and execution of instrument control macro files for controlling a signal measurement system.
  31. Demeure,Alain, Graphic acquisition method for placement of signal processing applications.
  32. Hepworth,Paul; Powell,George, Graphical code reader that is configured for efficient decoder management.
  33. Shah, Biren; Kornerup, Jacob; Vrancic, Aljosa; Kodosky, Jeffrey L.; Santori, Michael L., Graphical program which executes a timed loop.
  34. Nixon, Mark J.; Zhou, Ling; Crandall, Brian; Jundt, Larry O., Graphical programming language object editing and reporting tool.
  35. Kornerup, Jacob; Kodosky, Jeffrey L.; Andrade, Hugo A.; Shah, Biren; Vrancic, Aljosa; Santori, Michael L., Graphically representing timing in a graphical program.
  36. Venkataramani, Girish; Kintali, Kiran; Mosterman, Pieter J., Hardware definition language generation for data serialization from executable graphical models.
  37. Venkataramani, Girish; Kintali, Kiran; Mosterman, Pieter J., Hardware definition language generation for data serialization from executable graphical models.
  38. Ogilvie, Brian K.; Mosterman, Pieter J., Hardware definition language generation for frame-based processing.
  39. Ogilvie, Brian K.; Mosterman, Pieter J., Hardware definition language generation for frame-based processing.
  40. Ogilvie, Brian K.; Mosterman, Pieter J., Hardware definition language generation for frame-based processing.
  41. Stelzer, Timothy A.; Pitts, William R.; Cummings, Rodney W.; Odom, Brian Keith; Conway, Craig M., Implementation of packet-based communications in a reconfigurable hardware element.
  42. Brawn, Jonathan William; Alphey, James Roy, Integrated circuit configuration.
  43. Breyer, John R.; Ilic, Kosta; Brown, Ryan H., Integration of pre-defined functionality and a graphical program in a circuit.
  44. Youngman, Todd Jason; Nordman, John Emery, Language and templates for use in the design of semiconductor products.
  45. French, Steven Michael; Jennery, Aidon Paul; McIntyre, Joseph Herbert; Schoech, James Richard, Language independent message management for multi-node application systems.
  46. Steger, Perry C.; Foote, Garritt W.; Potter, David L.; Truchard, James J., Measurement system with modular measurement modules that convey interface information.
  47. Nixon, Mark J.; Beoughter, Ken J.; Christensen, Daniel D., Method and apparatus for seamless state transfer between user interface devices in a mobile control room.
  48. Ebcioglu, Kemal; Kultursay, Emre, Method and system for converting a single-threaded software program into an application-specific supercomputer.
  49. Ebcioglu, Kemal; Kultursay, Emre, Method and system for converting a single-threaded software program into an application-specific supercomputer.
  50. Ebcioglu, Kemal; Kultursay, Emre; Kandemir, Mahmut Taylan, Method and system for converting a single-threaded software program into an application-specific supercomputer.
  51. Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  52. Farrugia,Jennifer; Ahmed,Elias; Bourgeault,Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  53. Solimano, Marco, Method for validating a graphical workflow translation.
  54. Nixon, Mark J.; Beoughter, Ken J.; Christensen, Daniel D., Mobile analysis of physical phenomena in a process plant.
  55. Biswas, Partha; Zhao, Zhihong; Chen, Wang; Gu, Yongfeng, Model level power consumption optimization in hardware description generation.
  56. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J., Modifying a target system configuration to utilize a different synchronization module for performing synchronization among multiple programmable hardware elements.
  57. Granny,Nicola V.; Brisudova,Martina M., Polymorphic computational system and method in signals intelligence analysis.
  58. Snider,Gregory S., Processor and programmable logic computing arrangement.
  59. Ward, Derek, Programmable controller for use with monitoring device.
  60. Steger,Perry C.; Foote,Garritt W.; Potter,David L.; Truchard,James J.; Odom,Brian Keith, Programmable hardware element with cartridge controllers for controlling modular cartridges that convey interface information.
  61. Odom,Brian Keith, Programmable hardware element with cartridge controllers for controlling modular measurement cartridges that convey interface information.
  62. Ward, Derek, Programmable logic controller and related electronic devices.
  63. Steger, Perry C.; Foote, Garritt W.; Potter, David L.; Truchard, James J.; Odom, Brian Keith, Programmable measurement system with modular measurement modules that convey interface information.
  64. Devane, Charles J., Programming Environment.
  65. Hopsecger, Edward C., Remote monitoring and control of an I/O module.
  66. Venkataramani, Girish; Kintali, Kiran, Resource sharing workflows within executable graphical models.
  67. Venkataramani, Girish; Kintali, Kiran, Resource sharing workflows within executable graphical models.
  68. Venkataramani, Girish; Kintali, Kiran, Resource sharing workflows within executable graphical models.
  69. Youngman,Todd Jason; Nordman,John Emery; Senst,Scott T., Rules and directives for validating correct data used in the design of semiconductor products.
  70. Moriat, Alain, Solver for simulating a system in real time on a programmable hardware element.
  71. Ray,Kenneth D.; Bhesania,Firdosh K.; Dunn,John C., Specifying extended configuration descriptor information in a USB device.
  72. Waters, Simon Joshua; Gutberlet, Peter Pius; Takach, Andres Rafael, Structured algorithmic programming language approach to system design.
  73. Waters, Simon Joshua; Gutberlet, Peter Pius; Takach, Andres Rafael, Structured algorithmic programming language approach to system design.
  74. Waters,Simon Joshua; Gutberlet,Peter Pius; Takach,Andres Rafael, Structured algorithmic programming language approach to system design.
  75. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J., Synchronization modules for performing synchronization of programmable hardware elements.
  76. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J.; Nagarajan, Sarvesh V., Synchronization modules for programmable hardware and use.
  77. Suskic, Sead, Synchronized reconfiguration of measurement modules.
  78. Vrancic, Aljosa; Kornerup, Jacob, Synchronizing execution of graphical programs executing on different computer systems.
  79. Vrancic, Aljosa; Kornerup, Jacob, Synchronizing graphical programs executing on respective computer systems.
  80. Zhao, Zhihong; Orofino, II, Donald Paul; Ogilvie, Brian K.; Devane, Charles J., Synchronous models in modeling environments.
  81. Hepworth,Paul; Powell,George, System and method for associating pre-printed machine-readable graphical codes with electronically-accessible data.
  82. Holmes,Michael A.; Williams,Gerald S., System and method for automatically generating a hierarchical register consolidation structure.
  83. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., System and method for configuring a device to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  84. Chandhoke, Sundeep; Vazquez, Nicolas; Schultz, Kevin L., System and method for configuring a hardware device to execute a prototype.
  85. Bersch,Danny Austin; Macbeth,Ian Craig; Anderson,Howard C.; Nottingham,Brian Eugene; Giles,Troy Franklin; Streit,Timothy James, System and method for configuring analog elements in a configurable hardware device.
  86. Hepworth, Paul; Zhou, Weiyang, System and method for controlling the distribution of data translation components to portable data collection devices.
  87. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P., System and method for converting a graphical program including a structure node into a hardware implementation.
  88. Villarreal, Jason; Deepak, Kumar, System and method for debugging software executed as a hardware simulation.
  89. Hepworth, Paul J.; Yatsenko, Dimitri V., System and method for encoding and decoding data and references to data in machine-readable graphical codes.
  90. Hepworth,Paul J.; Yatsenko,Dimitri V., System and method for encoding and decoding data and references to data in machine-readable graphical codes.
  91. Bhesania, Firdosh K.; Ray, Kenneth D.; St. Michel, Stephane, System and method to specify device specific user interface information in the firmware of a USB device.
  92. Bhesania,Firdosh K.; Ray,Kenneth D.; St. Michel,Stephane, System and method to specify device specific user interface information in the firmware of a USB device.
  93. Ray, Kenneth D.; Bhesania, Firdosh K.; Dunn, John C., System and method to specify extended configuration descriptor information in USB devices.
  94. Saleh, Bastiaan Bruno; Gatien, Benoit; English, Troy David, Systems and methods for bi-directional visual scripting for programming languages.
  95. Venkataramani, Girish; Gu, Yongfeng; Kokku, Rama, Systems and methods for estimating performance characteristics of hardware implementations of executable models.
  96. Gu, Yongfeng; Venkataramani, Girish; Kokku, Rama, Systems and methods for generating optimized hardware descriptions for models.
  97. Venkataramani, Girish, Systems and methods for hardware resource sharing.
  98. Venkataramani, Girish, Systems and methods for hardware resource sharing.
  99. Venkataramani, Girish, Systems and methods for hardware resource sharing.
  100. Hepworth,Paul J.; Powell,George; Zhou,Weiyang, Systems and methods for interfacing multiple types of object identifiers and object identifier readers to multiple types of applications.
  101. Hepworth,Paul; Powell,George, Systems and methods for interfacing object identifier readers to multiple types of applications.
  102. Hepworth, Paul J.; Zhou, Weiyang, Systems and methods for pixel gain compensation in machine-readable graphical codes.
  103. Gu, Yongfeng, Systems and methods for tracing performance information from hardware realizations to models.
  104. Ilic, Kosta; Blasig, Dustyn K., Testing a graphical program intended for a programmable hardware element.
  105. Schmidt, Darren R.; Vrancic, Aljosa; Kumar, Satish V., Time-bounded program execution.
  106. Kornerup, Jacob; Shah, Biren; Vrancic, Aljosa; Curtis, Matthew; Rogers, Steve, Timed loop with sequence frames structure for a graphical program.
  107. Kornerup, Jacob; Shah, Biren; Vrancic, Aljosa, Timed sequence for a graphical program.
  108. Vorbach, Martin, Tool-level and hardware-level code optimization and respective hardware modification.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로