초록 ▼

A combustor can simultaneously reduce the amount of NOx exhaust and combustion oscillation. The combustor has an internal cylinder which accommodates a premixing nozzle and an external cylinder which accommodates the internal cylinder, and includes an air flow passage which supplies air from a compr

A combustor can simultaneously reduce the amount of NOx exhaust and combustion oscillation. The combustor has an internal cylinder which accommodates a premixing nozzle and an external cylinder which accommodates the internal cylinder, and includes an air flow passage which supplies air from a compressor to the premixing nozzle. The air flow passage is provided with a punched metal plate near the maximum velocity fluctuation position whereat the velocity fluctuation of the air flow increases to a maximum.

대표청구항 ▼

A combustor can simultaneously reduce the amount of NOx exhaust and combustion oscillation. The combustor has an internal cylinder which accommodates a premixing nozzle and an external cylinder which accommodates the internal cylinder, and includes an air flow passage which supplies air from a compr

A combustor can simultaneously reduce the amount of NOx exhaust and combustion oscillation. The combustor has an internal cylinder which accommodates a premixing nozzle and an external cylinder which accommodates the internal cylinder, and includes an air flow passage which supplies air from a compressor to the premixing nozzle. The air flow passage is provided with a punched metal plate near the maximum velocity fluctuation position whereat the velocity fluctuation of the air flow increases to a maximum. xceeding a critical length, any identified said top level wire being a violation; ii) identifying any parallel run of one said top level wire adjacent a block level wire wherein said parallel run exceeds crosstalk maximum length, any identified said parallel run being a violation; and iii) identifying any top level wire having a portion longer than said crosstalk maximum length through any of said blocks, any identified said portion being a violation. 12. A method as in claim 11 further comprising the step of: f) fixing all violations identified in step (e). 13. A method as in claim 12 wherein any top level wires identified in step (e)(i) are segmented in step (f), all top level wire segments being shorter than said critical length. 14. A method as in claim 12 wherein top level wires in parallel runs identified in step (e) (ii) are segmented in step (f), fixed said parallel runs containing top level line segments being shorter than said crosstalk maximum length. 15. A method as in claim 12 wherein said portions of top level wires identified in step (e) (iii) are segmented in step (f), segmented portions in blocks being shorter than said crosstalk maximum length. 16. A method as in claim 1 wherein step (a) includes identifying Tcone paths from a terminating register, calculating a crosstalk overhead for the terminating register, and adding the calculated crosstalk overhead to an SDF file. 17. A method as in claim 1 wherein step (c) includes inserting a blockage at a block level wire to minimize crosstalk between a through-wired top level wire passing a block level wire. 18. A method as in claim 1 wherein step (d) includes identifying a top level wire passing through a block and segmenting the top level wire to avoid exceeding a critical crosstalk length. 19. A circuit design system for designing hierarchically architected integrated circuits, said circuit design system comprising: means for placing and wiring an integrated circuit; means for verifying whether blocks of said integrated circuit are well behaved; means for selectively blocking areas of said blocks, subsequent wiring being presented between blocked areas; and means for identifying crosstalk sources in said subsequently routed wiring. 20. A circuit design system as in claim 19 further comprising: means for orienting block level wiring layers, adjacent block level wiring layers being oriented orthogonally to each other. 21. A design system as in claim 20, wherein placed block level wiring layer orientation orients subsequently wired wiring levels. 22. A circuit design system as in claim 21 wherein said means for selectively blocking comprises: means for spacing subsequently wired wires a selected distance from block level wiring. 23. A circuit design system as in claim 21 wherein said means for checking blocks comprises: means for identifying any nets connected to inputs to cells contained in one block and connected to inputs to cells external to said one block; means for identifying whether an output buffer is driving a load exceeding a maximum load for said output buffer; and means for identifying whether any port is spaced from a connected buffer by a distance exceeding a maximum distance. 24. A circuit design system as in claim 23 wherein said means for identifying crosstalk sources comprises: means for identifying any top level wires exceeding a critical length; means for identifying parallel runs of top level wires with block level wires exceeding a crosstalk maximum length; means for identifying any top level wires having a portion through a block exceeding said crosstalk maximum length; and means for segmenting identified top level wires. 25. A computer program product for designing integrated circuits, said computer program product comprising a computer usable medium having computer readable code thereon, said computer readable program code comprising: computer program code means for placing and wiring an integrat