$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/31
  • H01L-021/469
  • H01L-021/26
  • H01L-021/42
출원번호 US-0968212 (2001-09-29)
발명자 / 주소
  • Leu, Jihperng
  • Wu, Chih-I
  • Zhou, Ying
  • Kloster, Grant M.
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman LLP
인용정보 피인용 횟수 : 96  인용 특허 : 25

초록

A method to improve nucleation and/or adhesion of a CVD or ALD-deposited film/layer onto a low-dielectric constant (low-k) dielectric layer, such as a polymeric dielectric or a carbon-doped oxide. In an embodiment, the method includes providing a substrate into a deposition chamber. A dielectric lay

대표청구항

A method to improve nucleation and/or adhesion of a CVD or ALD-deposited film/layer onto a low-dielectric constant (low-k) dielectric layer, such as a polymeric dielectric or a carbon-doped oxide. In an embodiment, the method includes providing a substrate into a deposition chamber. A dielectric lay

이 특허에 인용된 특허 (25)

  1. Chung Henry, Advanced fabrication method of integrated circuits with borderless vias and low dielectric-constant inter-metal dielectrics.
  2. Lu Jiong-Ping ; Jin Changming, Integrated circuit dielectric and method.
  3. Yang Jingjun ; Forester Lynn ; Choi Dong Kyu,KRX ; Wang Shi-Qing ; Hendricks Neil H., Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation.
  4. Aoi Nobuo,JPX, Interconnect structure and method for forming the same.
  5. Seshan Krishna, Metal locking structures to prevent a passivation layer from delaminating.
  6. Paranjpe Ajit P. ; Moslehi Mehrdad M. ; Bubber Randhir S. ; Velo Lino A., Method and apparatus for depositing tantalum-based thin films with organmetallic precursor.
  7. Tanaka Tsuyoshi,JPX ; Nishioka Yasushiro,JPX, Method for forming a semiconductor multilayer interconnect device using SOG and polyimide.
  8. Leem Hyeun-seog,KRX, Method for manufacturing aluminum metal interconnection layer by atomic layer deposition method.
  9. Denison Dean R. ; Saproo Ajay ; Hodul David T., Method for preparing nitrogen surface treated fluorine doped silicon dioxide films.
  10. Yau Wai-Fan ; Cheung David ; Jeng Shin-Puu ; Liu Kuowei ; Yu Yung-Cheng, Method of depositing a low k dielectric with organo silane.
  11. Ye Yan ; Ionov Pavel ; Zhao Allen ; Hsieh Peter Chang-Lin ; Ma Diana Xiaobing ; Yan Chun ; Yuan Jie, Method of etching patterned layers useful as masking during subsequent etching or for damascene structures.
  12. Doyle Brian S. ; Liang Chunlin ; Cheng Peng ; Qian Qi-De, Method of fabricating next-to-minimum-size transistor gate using mask-edge gate definition technique.
  13. Gardner Donald S., Method of making an embedded ground plane and shielding structures using sidewall insulators in high frequency circuits having vias.
  14. Ross Matthew, Method of processing films prior to chemical vapor deposition using electron beam processing.
  15. Balakrishnan Sridhar, Method of sealing a semiconductor substrate.
  16. Allada Sudhakar ; Foster Chris, Methylated oxide-type dielectric as a replacement for SiO2 hardmasks used in polymeric low K, dual damascene interconnect integration.
  17. Pasch Nicholas F., Polymeric dielectric layers having low dielectric constants and improved adhesion to metal lines.
  18. Beilin Solomon I. ; Chou William T. ; Lee Michael G. ; Ngo David Dung ; Peters Michael G. ; Roman James J. ; Takahashi Yasuhito, Power conducting substrates with high-yield integrated substrate capacitor.
  19. Lee Chung J. ; Wang Hui ; Foggiato Giovanni Antonio, Precursors for making low dielectric constant materials with improved thermal stability.
  20. Katz Howard Edan ; Li Wenjie, Process for fabricating organic circuits.
  21. Meyer Heinrich,DEX ; Schulz Ralf,DEX, Process for plating metal coating.
  22. Chang Chung-Long,TWX ; Jang Syun-Ming,TWX, Process to improve adhesion of HSQ to underlying materials.
  23. Doering Kenneth ; Galewski Carl J. ; Gadgil Prasad N. ; Seidel Thomas E., Processing chamber for atomic layer deposition processes.
  24. Pan Chuanbin ; Chiang Chien, Silicon-rich block copolymers to achieve unbalanced vias.
  25. Pan Chuanbin ; Chiang Chien, Silicon-rich block copolymers to achieve unbalanced vias.

이 특허를 인용한 특허 (96)

  1. Li,Lihua; Huang,Tzu Fang; Sugiarto, legal representative,Jerry; Xia,Li Qun; Lee,Peter Wai Man; M'Saad,Hichem; Cui,Zhenjiang; Park,Sohyun; Sugiarto, deceased,Dian, Adhesion improvement for low k dielectrics.
  2. Li,Lihua; Huang,Tzu Fang; Sugiarto, legal representative,Jerry; Xia,Li Qun; Lee,Peter Wai Man; M'Saad,Hichem; Cui,Zhenjiang; Park,Sohyun; Sugiarto,Dian, Adhesion improvement for low k dielectrics.
  3. Paik,Young J., Adjusting manufacturing process control parameter using updated process threshold derived from uncontrollable error.
  4. Webb,Eric G.; Reid,Jonathan D.; Park,Seyang; Sukamto,Johanes H., Anneal of ruthenium seed layer to improve copper plating.
  5. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposited barium strontium titanium oxide films.
  6. Li,Li; Li,Weimin; Sandhu,Gurtej S., Atomic layer deposition methods of forming silicon dioxide comprising layers.
  7. Forbes,Leonard; Ahn,Kie Y., Atomic layer deposition of CMOS gates with variable work functions.
  8. Schwarm,Alexander T., Automated design and execution of experiments with integrated model creation for semiconductor manufacturing tools.
  9. Carcia, Peter Francis; McLean, Robert Scott, Barrier films for plastic substrates fabricated by atomic layer deposition.
  10. Hendricks, Neil H., Composition and chemical vapor deposition method for forming organic low k dielectric films.
  11. Arackaparambil,John F.; Chi,Tom; Chow,Billy; D'Souza,Patrick M.; Hawkins,Parris; Huang,Charles; Jensen,Jett; Krishnamurthy,Badri N.; Kulkarni,Pradeep M.; Kulkarni,Prakash M.; Lin,Wen Fong; Mohan,Shan, Computer integrated manufacturing techniques.
  12. Arackaparambil,John F.; Chi,Tom; Chow,Billy; D'Souza,Patrick M.; Hawkins,Parris; Huang,Charles; Jensen,Jett; Krishnamurthy,Badri N.; Kulkarni,Pradeep M.; Kulkarni,Prakash M.; Lin,Wen Fong; Mohan,Shan, Computer integrated manufacturing techniques.
  13. Ahn, Kie Y.; Forbes, Leonard, Conductive layers for hafnium silicon oxynitride.
  14. Ahn, Kie Y.; Forbes, Leonard, Conductive layers for hafnium silicon oxynitride films.
  15. Ahn, Kie Y.; Forbes, Leonard, Conductive layers for hafnium silicon oxynitride films.
  16. Paik, Young Joseph, Control of chemical mechanical polishing pad conditioner directional velocity to improve pad life.
  17. Paik,Young Joseph, Control of chemical mechanical polishing pad conditioner directional velocity to improve pad life.
  18. Ward, Nicholas A.; Danielson, Richard; Corey, David B., Dynamic control of wafer processing paths in semiconductor manufacturing processes.
  19. Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
  20. Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
  21. Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
  22. Paik, Young Jeen, Dynamic offset and feedback threshold.
  23. Chi, Yueh-Shian; Hawkins, Parris C M; Huang, Charles Q., Dynamic subject information generation in message services of distributed object systems.
  24. Chi,Yueh shian T.; Hawkins,Parris C. M.; Huang,Charles Q., Dynamic subject information generation in message services of distributed object systems in a semiconductor assembly line facility.
  25. Ahn, Kie Y.; Forbes, Leonard, Electronic devices including barium strontium titanium oxide films.
  26. Ahn, Kie Y.; Forbes, Leonard, Electronic devices including barium strontium titanium oxide films.
  27. Meng, Shuang; Derderian, Garo J.; Sandhu, Gurtej Singh, Enhanced atomic layer deposition.
  28. Meng, Shuang; Derderian, Garo J.; Sandhu, Gurtej Singh, Enhanced atomic layer deposition.
  29. Meng,Shuang; Derderian,Garo J.; Sandhu,Gurtej Singh, Enhanced atomic layer deposition.
  30. Krishnamurthy,Badri N.; Hawkins,Parris C. M., Experiment management system, method and medium.
  31. Shanmugasundram, Arulkumar P.; Schwarm, Alexander T.; Prabhu, Gopalakrishna B., Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles.
  32. Shanmugasundram,Arulkumar P.; Schwarm,Alexander T.; Prabhu,Gopalakrishna B., Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles.
  33. Shanmugasundram, Arulkumar P.; Schwarm, Alexander T.; Iliopoulos, Ilias; Parkhomovsky, Alexander; Seamons, Martin J., Feedback control of plasma-enhanced chemical vapor deposition processes.
  34. Paik,Young Joseph, Feedforward and feedback control for conditioning of chemical mechanical polishing pad.
  35. Shanmugasundram,Arulkumar P.; Schwarm,Alexander T., Integrating tool, module, and fab level control.
  36. Reiss,Terry P.; Shanmugasundram,Arulkumar P.; Schwarm,Alexander T., Integration of fault detection with run-to-run control.
  37. Gaillard, Frederic; Nemani, Srinivas D., Method for depositing a low dielectric constant film.
  38. Zheng,Yi; Nemani,Srinivas D.; Xia,Li Qun; Hollar,Eric; Yim,Kang Sub, Method for forming ultra low k films using electron beam.
  39. Zheng,Yi; Nemani,Srinivas D.; Xia,Li Qun; Hollar,Eric; Yim,Kang Sub, Method for forming ultra low k films using electron beam.
  40. Schwarm,Alexander T.; Shanmugasundram,Arulkumar P.; Pan,Rong; Hernandez,Manuel; Mohammad,Amna, Method of feedback control of sub-atmospheric chemical vapor deposition processes.
  41. Nguyen,Son Van; M'Saad,Hichem; Kim,Bok Hoen, Method of forming low dielectric constant porous films.
  42. Wu,Chii Ming; Tsai,Ming Hsing; Hsieh,Ching Hua; Shue,Shau Lin, Method of manufacturing a contact interconnection layer containing a metal and nitrogen by atomic layer deposition for deep sub-micron semiconductor technology.
  43. Schmitt,Francimar Campana; Xia,Li Qun; Nguyen,Son Van; Venkataraman,Shankar, Method of modifying interlayer adhesion.
  44. Li, Lih-Ping; Lu, Yung-Chen; Ko, Chung-Chi, Method to increase cracking threshold for low-k materials.
  45. Yim,Kang Sub; Chan,Kelvin; Rajagopalan,Nagarajan; Liu,Josephine Ju Hwei Chang; Ahn,Sang H.; Zheng,Yi; Yi,Sang In; Nguyen,Vu Ngoc Tran; Demos,Alexandros T., Method to reduce gas-phase reactions in a PECVD process with silicon and organic precursors to deposit defect-free initial layers.
  46. Kokotov,Yuri; Entin,Efim; Seror,Jacques; Fisher,Yossi; Sarel,Shalomo; Shanmugasundram,Arulkumar P.; Schwarm,Alexander T.; Paik,Young Jeen, Method, system and medium for controlling manufacture process having multivariate input parameters.
  47. Al Bayati,Amir; Adibi,Babak; Foad,Majeed; Somekh,Sasson, Method, system and medium for controlling semiconductor wafer processes using critical dimension measurements.
  48. Shanmugasundram,Arulkumar P.; Armer,Helen; Schwarm,Alexander T., Method, system and medium for process control for the matching of tools, chambers and/or other semiconductor-related entities.
  49. Schwarm,Alexander T.; Shanmugasundram,Arulkumar P.; Seror,Jacques; Kokotov,Yuri; Entin,Efim, Method, system, and medium for handling misrepresentative metrology data within an advanced process control system.
  50. Moghadam, Farhad; Zhao, Jun; Weidman, Timothy; Roberts, Rick J.; Xia, Li-Qun; Demos, Alexandros T., Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices.
  51. Moghadam,Farhad; Zhao,Jun; Weidman,Timothy; Roberts,Rick J.; Xia,Li Quan; Demos,Alexandros T., Methods and apparatus for e-beam treatment used to fabricate integrated circuit devices.
  52. Schmitt, Francimar Campana; Xia, Li Qun; Nguyen, Son Van; Venkataraman, Shankar, Methods of modifying interlayer adhesion.
  53. Schmitt, Francimar Campana; Xia, Li-Qun; Nguyen, Son Van; Venkataraman, Shankar, Methods of modifying interlayer adhesion.
  54. Nguyen,Son Van; Zheng,Yi, Modulated/composited CVD low-k films with improved mechanical and electrical properties for nanoelectronic devices.
  55. Lazovsky,David E.; Chiang,Tony P.; Keshavarz,Majid, Molecular self-assembly in substrate processing.
  56. Shah, Kunal; Haverty, Michael; Shankar, Sadasivan; Ingerly, Doug; Kloster, Grant, Polymer interlayer dielectric and passivation materials for a microelectronic device.
  57. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation structure for semiconductor chip or wafer.
  58. Paik,Young J., Process control by distinguishing a white noise component of a process variance.
  59. Paik,Young Jeen, Process control by distinguishing a white noise component of a process variance.
  60. Weber,Frank, Repair of carbon depletion in low-k dielectric films.
  61. Padhi,Deenesh; Gandikota,Srinivas; Naik,Mehul; Parikh,Suketu A.; Dixit,Girish A., Selective metal encapsulation schemes.
  62. Wang, Pin-Chin C.; Wang, Fei, Self-aligned barrier formed with an alloy having at least two dopant elements for minimized resistance of interconnect.
  63. Dalton, Timothy J.; Das, Sanjit K.; Engel, Brett H.; Herbst, Brian W.; Hichri, Habib; Kastenmeier, Bernd E.; Malone, Kelly; Marino, Jeffrey R.; Martin, Arthur; McGahay, Vincent J.; Melville, Ian D.; , Structure and method for reducing thermo-mechanical stress in stacked vias.
  64. Kumar, Navneet; Yanguas-Gil, Angel; Girolami, Gregory S.; Abelson, John R., Surface preparation for thin film growth by enhanced nucleation.
  65. Dalton,Jeremie James; Gopinath,Sanjay; Blackburn,Jason M.; Drewery,John Stephen, Surface treatment using iodine plasma to improve metal deposition.
  66. Schwarm,Alexander T., System, method, and medium for monitoring performance of an advanced process control system.
  67. Schuehrer,Holger; Hartig,Carsten; Bartsch,Christin; Frohberg,Kai, Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer.
  68. Surana,Rahul; Zutshi,Ajoy, Technique for process-qualifying a semiconductor manufacturing tool using metrology data.
  69. Kraus, Brenda D; Marsh, Eugene P., Titanium nitride films.
  70. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  71. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  72. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  73. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  74. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  75. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  76. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  77. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  78. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  79. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  80. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  81. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  82. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  83. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  84. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  85. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  86. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  87. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  88. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  89. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  90. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  91. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  92. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  93. Meng, Shuang; Derderian, Garo J.; Sandhu, Gurtej S., Transistor with reduced depletion field width.
  94. Meng, Shuang; Derderian, Garo J.; Sandhu, Gurtej S., Transistor with reduced depletion field width.
  95. Yim,Kang Sub; Zheng,Yi; Nemani,Srinivas D.; Xia,Li Qun; Hollar,Eric P., Ultra low dielectric materials based on hybrid system of linear silicon precursor and organic porogen by plasma-enhanced chemical vapor deposition (PECVD).
  96. Weber,Frank, Using polydentate ligands for sealing pores in low-k dielectrics.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로