Self-organizing hardware processing entities that cooperate to execute requests
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/08
출원번호
US-0560928
(2000-04-30)
발명자
/ 주소
McAllister, Curtis R.
Douglas, Robert C.
출원인 / 주소
Hewlett-Packard Development Company, L.P.
인용정보
피인용 횟수 :
35인용 특허 :
10
초록▼
A hardware-based linked list queues memory transactions in a memory controller. The memory controller includes a plurality of memory controller agents. Each agent has a head flag, a tail flag, and a next agent field, thereby allowing the agents to be arranged into linked lists. Memory transactions a
A hardware-based linked list queues memory transactions in a memory controller. The memory controller includes a plurality of memory controller agents. Each agent has a head flag, a tail flag, and a next agent field, thereby allowing the agents to be arranged into linked lists. Memory transactions are received from cacheable entities of a computer system at an incoming memory transaction dispatch unit via an interconnection fabric. The incoming transactions are then presented to the plurality of agents. For each incoming read transaction, one of the agents will accept the transaction. If there are pending memory read transactions for the memory line, then the accepting agent joins a linked list of agents that are queued up to access that memory line. The accepting agent drives its index out onto a bus that connects all agents. One agent in the linked list will have its tail flag set, and that agent will clear its tail flag and latch into its next agent field the index provided by the accepting agent. Also, the accepting agent will set its tail flag to indicate that it is now at the end of the linked list. When the head agent finishes a transaction, the head agent advances the list by notifying the next agent that it is now the new head agent. The old head agent then clears a valid flag, indicating that it can now accept a new transaction, and the new head agent sets its head flag.
대표청구항▼
A hardware-based linked list queues memory transactions in a memory controller. The memory controller includes a plurality of memory controller agents. Each agent has a head flag, a tail flag, and a next agent field, thereby allowing the agents to be arranged into linked lists. Memory transactions a
A hardware-based linked list queues memory transactions in a memory controller. The memory controller includes a plurality of memory controller agents. Each agent has a head flag, a tail flag, and a next agent field, thereby allowing the agents to be arranged into linked lists. Memory transactions are received from cacheable entities of a computer system at an incoming memory transaction dispatch unit via an interconnection fabric. The incoming transactions are then presented to the plurality of agents. For each incoming read transaction, one of the agents will accept the transaction. If there are pending memory read transactions for the memory line, then the accepting agent joins a linked list of agents that are queued up to access that memory line. The accepting agent drives its index out onto a bus that connects all agents. One agent in the linked list will have its tail flag set, and that agent will clear its tail flag and latch into its next agent field the index provided by the accepting agent. Also, the accepting agent will set its tail flag to indicate that it is now at the end of the linked list. When the head agent finishes a transaction, the head agent advances the list by notifying the next agent that it is now the new head agent. The old head agent then clears a valid flag, indicating that it can now accept a new transaction, and the new head agent sets its head flag. rising: a light emitter positioned near an aperture; a light detector positioned on an opposite side of the aperture to receive light from the light emitter; and an adjustment mechanism operatively coupled to the light emitter to adjust light amount from the light emitter; wherein the aperture is variable. 11. The color image processing system of claim 10 wherein, the variable aperture provides coarse adjustment of light emitted from the light emitter and the variable control provides fine adjustment of light emitted from the light emitter. 12. The color processing system of claim 10 wherein each of the light emitters is a different wavelength. 13. The color processing system of claim 10 wherein the adjustment mechanism for each of the light emitters is a potentiometer. 14. The color processing system of claim 10 wherein the adjustment mechanism for each of the light emitters is an automated adjustment mechanism. 15. The color image processing system of claim 10 further comprising a light conduit positioned near the apertures for each of the light-emitting devices such that light from the light-emitting devices will be directed through the light conduit into the light detector, and the placing step further comprises placing only one light detector to receive light through the light conduit. 16. The color image processing system of claim 15 wherein each of the light emitting devices are active at different time periods. 17. A method of using densitometers for color image processing comprising the steps of: providing a plurality of densitometers positioned near an aperture with each of the densitometers having a light emitter, such that there at least two different wavelengths employed within the plurality of densitometers, placing a light detector on an opposite side of the aperture to receive light from the light emitter, and adjusting each of the light emitters such that the light detector for that light emitter detects an amount of light that approaches a predetermined value that is the same for each of the light detectors. 18. The method of claim 17 wherein the adjusting step further comprises adjusting the apertures such that light received by the light detectors approaches a predetermined value that is substantially similar for each of the light detectors. 19. The method of claim 18 wherein the adjusting step further comprises adjusting the apertures as a coarse adjustment and adjusting the light emitters as a fine adjustment. 20. The method of claim 17 wherein the providing step further comprises providing an LED as the light emitter for each of the densitometers. 21. The method of claim 20 wherein the providing step further comprises providing the LED such that it has a wavelength that is of a complementary color to a color patch that is to be sensed by that particular densitometer. 22. The method of claim 17 wherein the adjusting step further comprises adjusting a potentiometer that is operatively coupled to the LED for each of the densitometers. 23. The method of claim 17 wherein the adjusting step further comprises adjusting an automated mechanism that is operatively coupled to the LED for of the densitometers. 24. The method of claim 17 wherein the providing step further comprises providing a light conduit near the apertures near each of the light emitting devices such that light from the light emitting devices will be directed through the light conduit into the light detector, and the placing step further comprises placing only one light detector to receive light through the light conduit. 25. The method of claim 24 wherein each of the light emitting devices are active at different time periods. 26. A method of densitometry for color image processing comprising the steps of: providing a plurality of densitometers positioned near a first side of receiver element with each of the densitometers having a light emitter that will emit illumination that is incident on the receiver element, such that ther
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (10)
Mann Eytan,ILX, Apparatus for maintaining an ordered list.
Weber Karl (Altdorf DEX) Spichtinger Klaus (Stulln DEX) Kremer Karl-Theo (Adelsdorf DEX), Bus controller and electronic device in a system in which several electronic devices are networked.
Lau Joseph C. ; Roy Subhash C. ; Callaerts Dirk L. M.,BEX ; Vandeweerd Ivo Edmond Nicole,BEX, Method and apparatus for allocation and management of shared memory with data in memory stored as multiple linked lists.
Stamm Rebecca L. (Wellesley MA) Bahar Ruth I. (Lincoln NE) Wade Nicholas D. (Folsom CA), Processor and method for delaying the processing of cache coherency transactions during outstanding cache fills.
Konopik Bradly J. (Gaithersburg MD) Bradley David J. (Boca Raton FL) Reed Martin A. (Rockville MD) Tannenbaum Alan R. (Washington Grove MD) Turner Michael R. (Boca Raton FL), System for managing a plurality of shared interrupt handlers in a linked-list data structure.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Blake,Michael A.; German,Steven M.; Mak,Pak kin; Seigler,Adrian E.; Van Huben,Gary A., Bus protocol for a switchless distributed shared memory computer system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.