$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Adaptive, multimode rake receiver for dynamic search and multipath reception

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) H04B-001/707   
미국특허분류(USC) 375/148; 375/150
출원번호 US-0871049 (2001-05-31)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Gamburd, Nancy R.
인용정보 피인용 횟수 : 66  인용 특허 : 19
초록

The present invention concerns a new type of rake receiver, namely, a multimode rake receiver, which may be included within either a mobile station or a base station, and which has dynamic pilot signal searching and multipath reception and combining capability, for CDMA, cdma2000, W-CDMA, or other mobile communication systems. The adaptive, multimode rake receiver includes a network interface, a plurality of adaptive multimode rake fingers, and a multimode processor. Each adaptive multimode rake finger and the multimode processor are responsive to first ...

대표
청구항

The present invention concerns a new type of rake receiver, namely, a multimode rake receiver, which may be included within either a mobile station or a base station, and which has dynamic pilot signal searching and multipath reception and combining capability, for CDMA, cdma2000, W-CDMA, or other mobile communication systems. The adaptive, multimode rake receiver includes a network interface, a plurality of adaptive multimode rake fingers, and a multimode processor. Each adaptive multimode rake finger and the multimode processor are responsive to first ...

이 특허에 인용된 특허 (19)

  1. Kiema Arto (Oulu FIX) Keskitalo Ilkka (Jaali FIX) Jolma Petri (Oulu FIX) Savusalo Jari (Oulu FIX). Base station receiver equipment. USP1997115684793.
  2. Blakeney ; II Robert D. (San Diego CA) Weaver ; Jr. Lindsay A. (Boulder CO) Ziv Noam A. (San Diego CA) Williamson Paul T. (San Diego CA) Padovani Roberto (San Diego CA). Demodulation element assignment in a system capable of receiving multiple signals. USP1996025490165.
  3. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A.. FPGA configurable logic block with multi-purpose logic/memory circuit. USP2000116150838.
  4. Trimberger Stephen M.. Field programmable gate array having programming instructions in the configuration bitstream. USP1999045892961.
  5. Ravi Subramanian ; Keith Rieken ; Uma Jha ; David M. Holmes ; Joel D. Medlock ; Murali Krishnan. Generic finger architecture for spread spectrum applications. USP2002106459883.
  6. Law Edwin S. ; Buch Kiran B. ; Baxter Glenn A. ; Pang Raymond C.. Hardwire logic device emulating an FPGA. USP2000096120551.
  7. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M.. Integrated circuit with field programmable and application specific logic areas. USP2000076094065.
  8. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale. Integrated processor and programmable data path chip for reconfigurable computing. USP1999105970254.
  9. Master Paul L. ; Hatley William T. ; Scheuermann II Walter J. ; Goodman Margaret J.. Method and apparatus for adaptable digital protocol processing. USP2001056237029.
  10. Cummings Mark R.. Method and apparatus for communicating information. USP1999055907580.
  11. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale. Method for compiling high level programming languages into an integrated processor with reconfigurable logic. USP1999105966534.
  12. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer. Programmable logic device including configuration data or user data memory slices. USP1999095959881.
  13. Katsutoshi Ito JP. Radio communication apparatus employing a rake receiver. USP2002066408039.
  14. Ebeling William Henry Carl ; Cronquist Darren Charles ; Franklin Paul David. Reconfigurable computing architecture for providing pipelined data paths. USP2000026023742.
  15. Trimberger Stephen M.. Reprogrammable instruction set accelerator. USP1998045737631.
  16. Kelleher Brian M. ; Dewey Thomas E.. Scalable graphics processor architecture. USP2000076088043.
  17. Iadanza Joseph Andrew (Hinesburg VT). System and method for dynamically reconfiguring a programmable gate array. USP1997075646544.
  18. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G.. System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects. USP2001056230307.
  19. Athanas Peter ; Bittner ; Jr. Ray A.. Worm-hole run-time reconfigurable processor field programmable gate array (FPGA). USP1998105828858.

이 특허를 인용한 특허 피인용횟수: 66

  1. Kaewell, Jr., John David; Berghuis, Timothy; Meyer, Jan; Bohnhoff, Peter; Reznik, Alexander; Hepler, Edward L.; Koch, Michael; Hackett, William C.; Bass, David S.; Ferrante, Steven. Access burst detector correlator pool. USP2009127630690.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  5. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Cairns, Douglas A.; Bottomley, Gregory E.; Wang, Yi-Pin Eric. Adaptive timing recovery via generalized RAKE reception. USP2015028964912.
  12. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2013088504659.
  13. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  14. Master,Paul L.; Uvacek,Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2008077403981.
  15. Park, Soo-hong. Apparatus and method for displaying availability of wireless LAN. USP2012118315232.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  21. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  22. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  23. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  24. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  25. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  26. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  27. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  28. Sharma,Abhay; Zvonar,Zoran; Mathew,Deepak; Yan,Aiguo. Finger allocation for a path searcher in a multipath receiver. USP2007107277474.
  29. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  30. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  31. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  32. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  33. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  34. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  35. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  36. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  37. Cairns, Douglas A.. Method and apparatus for controlling interference suppressing receivers. USP2014108867676.
  38. Pietil채,Samuli; Valio,Harri. Method and apparatus for receiving a signal. USP2007107286592.
  39. Becker, Christopher; Ramaswamy, Karthik; Carney, Michael. Method and mobile station for reporting multi-path signals based on a report window. USP2005076917814.
  40. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  41. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  42. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  43. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  44. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  45. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  46. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  47. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  48. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  49. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  50. Zarubinsky, Michael; Beri, Boris; Perlman, Boaz; Smolyansky, Leonid; Sverdlov, Alexander. Method for processing CDMA signals and a device having CDMA signal capabilities. USP2013068462818.
  51. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  52. Soerensen,Joern; Birk,Palle; Zvonar,Zoran. Methods and apparatus for spread spectrum signal processing using a reconfigurable coprocessor. USP2008107433389.
  53. Doetsch,Markus; Kella,Tideya; Schmidt,Peter; Jung,Peter; Plechinger,J��rg; Schneider,Michael. Mobile radio telephone receiver. USP2008117450630.
  54. Xu, Luzhou; Dai, Yanzhong; Liu, Jian; Wu, Ronghui; Shi, Min; Yuan, Yun; Li, Yan. Multi-antenna solution for mobile handset. USP2010127855992.
  55. Kaewell, Jr., John David; Berghuis, Timothy; Meyer, Jan; Bohnhoff, Peter; Reznik, Alexander; Hepler, Edward; Koch, Michael; Hackett, William C.; Bass, David S.; Robbins, Clyde N.. Node-B/base station rake finger pooling. USP2004086785322.
  56. Kaewell, Jr.,John David; Berghius,Timothy; Meyer,Jan; Bohnhoff,Peter; Reznik,Alexander; Hepler,Edward; Koch,Michael; Hackett,William C.; Bass,David S.; Robbins,Clyde N.. Node-B/base station rake finger pooling. USP2006087092432.
  57. Kaewell, Jr.,John David; Berghuis,Timothy; Meyer,Jan; Bohnhoff,Peter; Reznik,Alexander; Hepler,Edward L.; Koch,Michael; Hackett,William C.; Bass,David S.; Ferrante,Steven. Path searcher using reconfigurable correlator sets. USP2006077082286.
  58. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  59. Zhou, Gongyu. Rake receiver with time-shared fingers. USP2009047515876.
  60. Zhou, Gongyu. Rake receiver with time-shared fingers. USP2010077756481.
  61. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  62. Banerjee,Debarag N.. System and method for finger management in a rake receiver. USP2008037340017.
  63. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  64. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  65. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  66. Nara,Akira. Wideband signal analyzer. USP2008097428464.