$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Floating gate memory device using composite molecular material 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/788
출원번호 US-0139331 (2002-05-07)
발명자 / 주소
  • Mandell, Aaron
  • Perlman, Andrew
출원인 / 주소
  • Advanced Micro Devices, Inc.
대리인 / 주소
    Amin & Turocy, LLP
인용정보 피인용 횟수 : 14  인용 특허 : 69

초록

A floating gate memory device has a floating gate and an insulating layer on the floating gate. A control gate is on the insulating layer. The insulating layer is made up of a molecular matrix with ionic complexes distributed in the molecular matrix. By the application of an electric field, the ioni

대표청구항

A floating gate memory device has a floating gate and an insulating layer on the floating gate. A control gate is on the insulating layer. The insulating layer is made up of a molecular matrix with ionic complexes distributed in the molecular matrix. By the application of an electric field, the ioni

이 특허에 인용된 특허 (69)

  1. James R. Heath ; R. Stanley Williams ; Philip J. Kuekes, Chemically synthesized and assembled electronics devices.
  2. Carew Evan B. (23131 Lodge La. Dearborn MI 48124), Conductive polymers.
  3. Potember Richard S. (Baltimore MD) Poehler ; Jr. Theodore O. (Baltimore MD) Cowan Dwaine O. (Towson MD), Current controlled bistable electrical organic thin film switching device.
  4. Barraud Andr (4 rue des Clozeaux 91440 Bures-sur-Yvette FRX), Detector for the detection of chemical species or photons using a field effect transistor.
  5. Chen Wenn-Jei, Dielectric-polysilicon-dielectric-polysilicon-dielectric antifuse for field programmable logic application.
  6. Walker Darryl G., Double gate DRAM memory cell.
  7. Kishimoto Yoshio (Hirakata JPX) Soga Mamoru (Osaka JPX) Maruno Susumu (Osaka JPX), Electrcally plastic device and its control method.
  8. Yamamoto Hiromichi (Kawasaki JPX) Kumehara Hideo (Kawasaki JPX) Nishibe Takashi (Tokyo JPX), Electric element capable of controlling the electric conductivity of p 상세보기
  • Potember Richard S. (Catonsville MD) Poehler ; Jr. Theodore O. (Baltimore MD) Cowan Dwaine O. (Towson MD), Electrical organic thin film switching device switching between detectably different oxidation states.
  • Gudesen Hans Gude,NOX ; Nordal Per-Erik,NOX ; Leistad Geirr Ivarsson,NOX, Electrically addressable passive device, method for electrical addressing of the same and uses of the device and the method.
  • Guterman Daniel C. (Houston TX), Electrically erasable memory with self-limiting erase.
  • Ovshinsky Stanford R. (Bloomfield Hills MI) Czubatyj Wolodymyr (Warren MI) Ye Quiyi (Rochester MI) Strand David A. (West Bloomfield MI) Hudgens Stephen J. (Southfield MI), Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom.
  • Forouhi Abdul Rahim (San Jose CA) Hamdy Esmat Z. (Fremont CA) Hu Chenming (Alamo CA) McCollum John L. (Saratoga CA), Electrically programmable antifuse.
  • McCollum John L. ; Eltoukhy Abdelshafy A. ; Forouhi Abdul Rahim, Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers.
  • Kishimoto Yoshio (Hirakata JPX) Suzuki Masaaki (Hirakata JPX), Electrically reprogrammable nonvolatile memory device.
  • Inganas Olle Werner,SEX ; Pede Danilo,ITX ; Granstrom Magnus,SEX ; Leistad Geirr Ivarsson,NOX, Electrode means, comprising polymer materials, with or without functional elements and an electrode device formed of said means.
  • Eguchi Ken (Yokohama JPX) Kawada Haruki (Yokohama JPX) Sakai Kunihiro (Isehara JPX) Matsuda Hiroshi (Isehara JPX) Takimoto Kiyoshi (Kawasaki JPX) Kawade Hisaaki (Atsugi JPX) Morikawa Yuko (Kawasaki J, Electron emitting device, electron generator employing said electron emitting device, and method for driving said genera.
  • Shunpei Yamazaki JP; Toshimitsu Konuma JP; Jun Koyama JP; Kazutaka Inukai JP; Mayumi Mizukami JP, Electronic device.
  • Bird Neil C. (Redhill GB2), Electronic matrix array devices and systems incorporating such devices.
  • Johnson Robert R. (Franklin MI), Electronic matrix arrays and method for making the same.
  • Rolf Magnus Berggren SE; Bengt Goran Gustafsson SE; Johan Roger Axel Karlsson SE, Field-effect transistor.
  • Harshfield Steven T., Integrated circuit memory device.
  • Kearney Mark B. (Kokomo IN) Koglin Dennis M. (Carmel IN) Osborn Douglas B. (Kokomo IN) Whitlock William P. (Cicero IN), Integrated zener-zap nonvolatile memory cell with programming and pretest capability.
  • Carew Evan B. (Dearborn MI), Intrinsically conductive and semiconductive polymers, products formed with such polymers and methods of forming same.
  • Hans Gude Gudesen BE; Per-Erik Nordal NO; Geirr I. Leistad NO, METHOD FOR GENERATING ELECTRICAL CONDUCTING OR SEMICONDUCTING STRUCTURES IN TWO OR THREE DIMENSIONS, A METHOD FOR ERASING THE SAME STRUCTURES AND AN ELECTRIC FIELD GENERATOR/MODULATOR FOR USE WITH TH.
  • Frisina Ferruccio,ITX ; Ferla Giuseppe,ITX ; Rinaudo Salvatore,ITX, MOS technology power device with low output resistance and low capacitance, and related manufacturing process.
  • James M. Cleeves, Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays.
  • Douglass Barry G. (1930 W. Rundberg La. Apt. 1236 Austin TX 78758), Memory element and method of operation thereof.
  • Suzuki Masao (Tokyo JPX), Memory test device with write and pseudo write signals.
  • Smayling Michael C. (Missouri City TX) Falessi Georges (Sugarland TX), Method and apparatus for integrated circuit design.
  • Smayling Michael C. (Missouri City TX) Falessi Georges (Sugarland TX), Method and apparatus for integrated circuit design.
  • Eto Sunao,JPX ; Okada Hisao,JPX, Method and circuit for driving display device.
  • Tailliet Francois,FRX, Method and device for the programming of an electrically programmable non-volatile memory for improved reliability.
  • Yoshihisa Kato JP; Yasuhiro Shimada JP, Method for driving semiconductor memory.
  • Hans Gude Gudesen BE; Per-Erik Nordal NO; Geirr I. Leistad NO, Method for generation of electrically conducting or semiconducting structures in three dimensions and methods for erasure of the same structures.
  • Ozawa Takanori (Ukyo-ku JPX), Method for making a nonvolatile memory device utilizing a field effect transistor having a ferroelectric gate film.
  • Gudesen Hans Gude,NOX, Method for writing of data in an optical memory, apparatus for performing the method and optical memory formed thereby.
  • Tanaka Toshihiko,JPX ; Doi Syuji,JPX ; Koezuka Hiroshi,JPX ; Tsumura Akira,JPX ; Fuchigami Hiroyuki,JPX, Method of making a field effect transistor.
  • Kuekes Philip J. ; Williams R. Stanley ; Heath James R., Molecular wire crossbar memory.
  • Wrighton Mark S. (Winchester MA) White ; Jr. Henry S. (Somerville MA) Kittlesen Gregg P. (Cambridge MA), Molecule-based microelectronic devices.
  • Zhu Xiaodong T. ; Goronkin Herbert ; Tehrani Saied N., Multi-layer magnetic tunneling junction memory cells.
  • Rolf Magnus Berggren SE; Per-Erik Nordal NO; Geirr Ivarsson Leistad NO, Multidimensional addressing architecture for electronic devices.
  • Pott Richard (Leverkusen DEX) Eiling Aloys (Bochum DEX) Kmpf Gnther (Krefeld DEX), Non-volatile electronic memory.
  • Terashima Yoshiyuki (Nagano JPX), Non-volatile memory circuit.
  • Terashima Yoshiyuki (Suwa JPX), Non-volatile memory circuit.
  • Hazani Emanuel (1210 Sesame Dr. Sunnyvale CA 94087), Non-volatile memory circuits, architecture and methods.
  • Kawamura Tadashi (Tenri JPX) Kimura Naofumi (Nara JPX) Yamamoto Yoshitaka (Yamatokoriyama JPX) Ishii Yutaka (Nara JPX), Non-volatile memory device and a method for producing the same.
  • Hayashi Yutaka (Sakuramura JPX) Kojima Yoshikazu (Tokyo JPX) Kamiya Masaaki (Tokyo JPX) Tanaka Kojiro (Tokyo JPX), Non-volatile semiconductor memory.
  • Tetsuo Adachi JP; Masataka Kato JP; Toshiakl Nishimoto JP; Nozomu Matsuzaki JP; Takashi Kobayashi JP; Yoshimi Sudou JP; Toshiyuki Mine JP, Non-volatile semiconductor memory and method of making same, and semiconductor device and method of making the device.
  • Kenji Katori JP, Nonvolatile memory with a two-terminal switching element and its driving method.
  • Yihong Wu,SGX ; Chong Chong Tow,SGX ; Yang Beh Chee,MYX, Optical memories using electron trapping material.
  • Nishizawa Hideyuki (Tokyo JPX) Uchikoga Shuichi (Tokyo JPX) Nakano Yoshihiko (Tokyo JPX) Hayase Shuzi (Kawasaki JPX), Organic field effect element having organic layers with different carrier concentrations.
  • Aoki Shinya,JPX ; Nakayama Toshio,JPX, Organic thin film device.
  • Hayashi Yutaka (Kanagawa JPX), Photoelectric cell having first and second insulated gates on first and second channel forming regions.
  • Howard Edan Katz, Process for fabricating organic semiconductor device involving selective patterning.
  • Bhuva Rohit L. (Plano TX) Chen Allen Y. (Plano TX), Programmable memory with memory cells programmed by addressing.
  • Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  • Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  • Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  • Michael N. Kozicki, Programmable microelectronic devices and method of forming and programming same.
  • Kazuaki Ujiie (Tokyo JPX) Nabetani Shinji (Tokyo JPX), Programmable read only memory being capable of controlling internal writing voltage of external voltage.
  • Michael N. Kozicki ; William C. West, Programmable sub-surface aggregating metallization structure and method of making same.
  • Hashimoto Kiyokazu (Tokyo JPX), Semiconductor memory device.
  • Ramesham Rajeshuni (Pasadena CA) Thakoor Sarita (Pasadena CA) Daud Taher (La Crescenta CA) Thakoor Aniklumar P. (Pasadena CA), Solid-state non-volatile electronically programmable reversible variable resistance device.
  • Hideto Hidaka JP, Thin film magnetic memory device including memory cells having a magnetic tunnel junction.
  • Matsumoto Hiroshi (Tachikawa) Yamada Hiroyasu (Fussa) Yamamura Nobuyuki (Hanno) Shimomaki Shinichi (Tokyo) Konya Naohiro (Hino) Baba Kyuya (Hachiooji JPX), Thin film transistor having memory function and method for using thin film transistor as memory element.
  • Kazuhiro Hasegawa JP; Akira Yoneyama JP, Write circuit for a semiconductor memory device.
  • Avery Leslie R. (Hunterdon County NJ), Zener diode structure.
  • Chen Wayne T. ; Teggatz Ross E. ; Efland Taylor R., Zener diode structure with high reverse breakdown voltage.
  • 이 특허를 인용한 특허 (14)

    1. Krieger,Juri Heinrich; Yudanov,Nikolay Fedorovich, Active programming and operation of a memory device.
    2. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
    3. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
    4. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
    5. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
    6. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
    7. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
    8. Agarwal, Vishnu K.; Rhodes, Howard E., Polymer-based ferroelectric memory.
    9. Agarwal, Vishnu K.; Rhodes, Howard E., Polymer-based ferroelectric memory.
    10. Agarwal,Vishnu K.; Rhodes,Howard E., Polymer-based ferroelectric memory.
    11. Coulson, Richard L.; Lueker, Jonathan C.; Faber, Robert W., Reducing the effect of write disturbs in polymer memories.
    12. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
    13. Schmid,G체nter; Halik,Marcus; Klauk,Hagen; Dehm,Christine; Haneder,Thomas; Mikolajick,Thomas, Semiconductor memory cell and semiconductor memory device.
    14. Yoshioka,Hideki; Watanabe,Mutsumi; Yuasa,Mayumi; Nishiura,Masahide, Ultrasonic picture processing method and ultrasonic picture processing apparatus.
    섹션별 컨텐츠 바로가기

    AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

    AI-Helper 아이콘
    AI-Helper
    안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
    ※ AI-Helper는 부적절한 답변을 할 수 있습니다.

    선택된 텍스트

    맨위로