$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Circuit board design aiding apparatus, design aiding method, and storage medium storing design aiding program 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0746886 (2000-12-22)
우선권정보 JP-0364631 (1999-12-22)
발명자 / 주소
  • Miura, Shinji
  • Fukumoto, Yukihiro
  • Uemura, Hirokazu
  • Saito, Yoshiyuki
  • Ikeda, Hiroshi
  • Nakayama, Takeshi
  • Shibata, Osamu
  • Tanimoto, Shinichi
인용정보 피인용 횟수 : 22  인용 특허 : 5

초록

A design aiding apparatus and a method, and a storage medium storing a design aiding program enable the efficient layout design of components in a multilayer wiring board formed by laminating a plurality of wiring layers. The design aiding apparatus includes (a) a first acquiring unit for acquiring

대표청구항

A design aiding apparatus and a method, and a storage medium storing a design aiding program enable the efficient layout design of components in a multilayer wiring board formed by laminating a plurality of wiring layers. The design aiding apparatus includes (a) a first acquiring unit for acquiring

이 특허에 인용된 특허 (5)

  1. Milla Juan G. ; Boone Mark R., Method of making encapsulated package.
  2. E. Rehmi Post ; Neil Gershenfeld, Method of making flexible electronic circuitry.
  3. Knopf George S. (Palm Bay FL), Semiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional s.
  4. Yamazaki Kazuhisa,JPX ; Nakamura Nobuaki,JPX ; Matsushita Yuji,JPX ; Sato Hisao,JPX ; Ban Tomohiko,JPX, Stripline laminate dielectric filter with input/output patterns overlapping resonator conductors.
  5. Akram Salman ; Farnworth Warren M. ; Hess Michael E. ; Hembree David R., Test system having alignment member for aligning semiconductor components.

이 특허를 인용한 특허 (22)

  1. Nakhle, Joelle; Huynh Ba, Thanh Van; Clare, Michael T., Composite information display for a part.
  2. Griess, Kenneth Harlan; Georgeson, Gary E., Composite structures having composite-to-metal joints and method for making the same.
  3. Griess, Kenneth Harlan; Georgeson, Gary E., Composite structures having composite-to-metal joints and method for making the same.
  4. Ikeda,Hiroshi; Nakayama,Takeshi, Design aid apparatus, design aid method, and computer-executable program.
  5. Brennan, Thomas Charles; Lembach, Robert Francis, Implementing routing first for rapid prototyping and improved wiring of heterogeneous hierarchical integrated circuits.
  6. Kato,Toshikazu, Layout and wiring system and recording medium recording the wiring method.
  7. Kessel, Jamie A.; Fisher, Phillip J.; Shirron, Paul J.; Mullins, Donald M., Method and apparatus for composite part data extraction.
  8. Kessel, Jamie A.; Fisher, Phillip J.; Shirron, Paul J.; Mullins, Donald M., Method and apparatus for composite part data extraction.
  9. Teig,Steven; Caldwell,Andrew, Method and apparatus for identifying optimized via locations.
  10. Jacques,Etienne; Kronmiller,Tom, Method and apparatus for representing items in a design layout.
  11. Zhang, Tao; Wang, Zhihui, Method for providing an alternative power source for a graphics card.
  12. Hsieh, Yi-Hsin; Chang, Yu-Chuan; Chen, Hui-Ling, Method for setting width of trace on printed circuit board.
  13. Ylinen, Judd M; Khainson, Alexander, Methods and apparatus for diagonal route shielding.
  14. Georgeson, Gary Ernest; Griess, Kenneth Harlan, Methods for making composite structures having composite-to-metal joints.
  15. Griess, Kenneth Harlan; Georgeson, Gary E., Multi-layer metallic structure and composite-to-metal joint methods.
  16. Griess, Kenneth Harlan; Georgeson, Gary E., Multi-layer metallic structure and composite-to-metal joint methods.
  17. Bacchus,Reza M.; Contreras,Stephen F.; Wright,Mitchel E., Multiple propagation speeds of signals in layered circuit apparatus.
  18. Jacques,Etienne; Kronmiller,Tom, Plane representation of wiring in a design layout.
  19. Mimura,Shoichi; Fusayasu,Hirotsugu; Irikiin,Miyoko; Hamada,Seiji, Printed wiring board design method, program therefor, recording medium storing the program recorded therein, printed wiring board design device using them and CAD system.
  20. Georgeson, Gary Ernest; Griess, Kenneth Harlan, Process for inhibiting galvanic corrosion of an aluminum structure connected, without using a splice plate, to a composite structure having a fiber including graphite.
  21. Jacques,Etienne; Kronmiller,Tom, Removal of acute angles in a design layout.
  22. Nakayama,Takeshi; Ikeda,Hiroshi; Tanimoto,Shinichi, Wiring board design aiding apparatus, design aiding method, storage medium, and computer program.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로