$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for forming fins in a FinFET device using sacrificial carbon layer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/84
출원번호 US-0310926 (2002-12-06)
발명자 / 주소
  • Buynoski, Matthew S.
  • Dakshina-Murthy, Srikanteswara
  • Tabery, Cyrus E.
  • Wang, Haihong
  • Yang, Chih-Yuh
  • Yu, Bin
출원인 / 주소
  • Advanced Micro Devices, Inc.
대리인 / 주소
    Harrity & Snyder L.L.P.
인용정보 피인용 횟수 : 183  인용 특허 : 4

초록

A method for forming a fin in a semiconductor device that includes a substrate, an insulating layer formed on the substrate, and a conductive layer formed on the insulating layer, includes forming a carbon layer over the conductive layer and forming a mask over the carbon layer. The method further i

대표청구항

A method for forming a fin in a semiconductor device that includes a substrate, an insulating layer formed on the substrate, and a conductive layer formed on the insulating layer, includes forming a carbon layer over the conductive layer and forming a mask over the carbon layer. The method further i

이 특허에 인용된 특허 (4)

  1. Sakamoto Kunihiro,JPX, Field-effect transistor and method of manufacturing same.
  2. Chenming Hu ; Tsu-Jae King ; Vivek Subramanian ; Leland Chang ; Xuejue Huang ; Yang-Kyu Choi ; Jakub Tadeusz Kedzierski ; Nick Lindert ; Jeffrey Bokor ; Wen-Chin Lee, Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture.
  3. K. Paul L. Muller ; Edward J. Nowak ; Hon-Sum P. Wong, Process for making planarized silicon fin device.
  4. Inaba, Satoshi; Ohuchi, Kazuya, Semiconductor device having MIS field effect transistors or three-dimensional structure.

이 특허를 인용한 특허 (183)

  1. Rhee,Hwa Sung; Kim,Hyun Suk; Tetsuji,Ueno; Yoo,Jae Yoon; Lee,Seung Hwan; Lee,Ho; Park,Moon han, At least penta-sided-channel type of FinFET transistor.
  2. Radosavljevic,Marko; Majumdar,Amlan; Doyle,Brian S.; Kavalieros,Jack; Doczy,Mark L.; Brask,Justin K.; Shah,Uday; Datta,Suman; Chau,Robert S., Block contact architectures for nanoscale channel transistors.
  3. Lindert, Nick; Cea, Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  4. Lindert,Nick; Cea,Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  5. Lindert,Nick; Cea,Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  6. Doyle, Brian S.; Jin, Been-Yih; Kavalieros, Jack T.; Datta, Suman; Brask, Justin K.; Chau, Robert S., CMOS devices with a single work function gate electrode and method of fabrication.
  7. Ahmed,Shibly S.; Wang,Haihong; Yu,Bin, Damascene tri-gate FinFET.
  8. Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
  9. Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
  10. Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Defect reduction using aspect ratio trapping.
  11. Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
  12. Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
  13. Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
  14. Brask, Justin K.; Datta, Suman; Doczy, Mark L.; Blackwell, James M.; Metz, Matthew V.; Kavalieros, Jack T.; Chau, Robert S., Dielectric interface for group III-V semiconductor device.
  15. Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
  16. Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
  17. Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
  18. Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
  19. Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
  20. Ahmed,Shibly S.; Wang,Haihong; Yu,Bin, Double gate semiconductor device having a metal gate.
  21. Basker, Veeraraghavan S.; Leobandung, Effendi; Yamashita, Tenko, Dual gate finFET devices.
  22. Basker, Veeraraghavan S.; Leobandung, Effendi; Yamashita, Tenko, Dual gate finFET devices.
  23. Achuthan, Krishnashree; Ahmed, Shibly S.; Wang, Haihong; Yu, Bin, Dual silicon layer for chemical mechanical polishing planarization.
  24. Achuthan, Krishnashree; Ahmed, Shibly S.; Wang, Haihong; Yu, Bin, Dual silicon layer for chemical mechanical polishing planarization.
  25. Achuthan,Krishnashree; Ahmed,Shibly S.; Wang,Haihong; Yu,Bin, Dual silicon layer for chemical mechanical polishing planarization.
  26. Park, Ji-Soo, Epitaxial growth of crystalline material.
  27. Park, Ji-Soo, Epitaxial growth of crystalline material.
  28. Park, Ji-Soo; Fiorenza, James G., Fabrication and structures of crystalline material.
  29. Radosavljevic, Marko; Datta, Suman; Doyle, Brian S.; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Majumdar, Amian; Chau, Robert S., Field effect transistor with metal source/drain regions.
  30. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  31. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  32. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  33. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  34. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  35. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  36. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  37. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  38. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  39. Sampson, Ronald K.; Loubet, Nicolas, FinFET device having a partially dielectric isolated fin structure.
  40. Buynoski,Matthew S.; An,Judy Xilin; Yu,Bin, FinFET device with multiple channels.
  41. Buynoski, Matthew S.; An, Judy Xilin; Wang, Haihong; Yu, Bin, FinFET device with multiple fin structures.
  42. Lin, Ming-Ren; Wang, Haihong; Yu, Bin, FinFET device with multiple fin structures.
  43. Cheng, Kangguo; Hsu, Louis L.; Mandelman, Jack A.; Sheets, II, John Edward, FinFET with reduced gate to fin overlay sensitivity.
  44. Cheng, Kangguo; Hsu, Louis Lu-Chen; Mandelman, Jack Allan; Sheets, II, John Edward, FinFET with reduced gate to fin overlay sensitivity.
  45. Dakshina-Murthy, Srikanteswara; Krivokapic, Zoran; Tabery, Cyrus E., Finfet gate formation using reverse trim of dummy gate.
  46. Cheng, Zhiyuan; Fiorenza, James; Hydrick, Jennifer M.; Lochtefeld, Anthony J.; Park, Ji-Soo; Bai, Jie; Li, Jizhong, Formation of devices by epitaxial layer overgrowth.
  47. Hydrick, Jennifer M.; Li, Jizhong; Cheng, Zhinyuan; Fiorenza, James; Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Formation of devices by epitaxial layer overgrowth.
  48. Jones, Robert E.; Brownson, Rickey S., Forming semiconductor fins using a sacrificial fin.
  49. Cheng, Kangguo; Faltermeier, Jonathan E.; Farooq, Mukta G.; Lin, Wei; Skordas, Spyridon; Winstel, Kevin R., Handler wafer removal by use of sacrificial inert layer.
  50. Anderson,Brent A.; Nowak,Edward J., High mobility plane FinFET with equal drive strength.
  51. Anderson,Brent A.; Nowak,Edward J., High mobility plane FinFETs with equal drive strength.
  52. Shaheen,Mohamad A.; Doyle,Brian; Dutta,Suman; Chau,Robert S.; Tolchinsky,Peter, High mobility tri-gate devices and methods of fabrication.
  53. Ye, Peide; Cheng, Zhiyuan; Xuan, Yi; Wu, Yanqing; Adekore, Bunmi; Fiorenza, James, InP-based transistor fabrication.
  54. Ye, Peide; Cheng, Zhiyuan; Xuan, Yi; Wu, Yanqing; Adekore, Bunmi; Fiorenza, James, InP-based transistor fabrication.
  55. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors.
  56. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  57. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  58. Datta,Suman; Brask,Justin K.; Kavalieros,Jack; Doyle,Brian S.; Dewey,Gilbert; Doczy,Mark L.; Chau,Robert S., Lateral undercut of metal gate in SOI device.
  59. Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures and related methods for device fabrication.
  60. Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures and related methods for device fabrication.
  61. Li, Jizhong; Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  62. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  63. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  64. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  65. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  66. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  67. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  68. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
  69. Li, Jizhong; Lochtefeld, Anthony J., Light-emitter-based devices with lattice-mismatched semiconductor structures.
  70. Cheng, Kangguo; Doris, Bruce B.; Furukawa, Toshiharu, Method for double pattern density.
  71. Kim,Kwang Ok; Cho,Yun Seok, Method for fabricating semiconductor device using amorphous carbon layer as sacrificial hard mask.
  72. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  73. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  74. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  75. Nam, Ki-Won; Kim, Tae-Han, Method for forming pattern in semiconductor device.
  76. Lin, Ming-Ren; Wang, Haihong; Yu, Bin, Method for forming structures in finfet devices.
  77. Verhaegen, Staf; Nackaerts, Axel, Method for high topography patterning.
  78. Yin, Haizhou; Jiang, Wei; Zhu, Huilong, Method for manufacturing fin structure of finFET.
  79. Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Method for semiconductor sensor structures with reduced dislocation defect densities.
  80. Loubet, Nicolas; Sampson, Ronald Kevin, Method for the formation of a FinFET device having partially dielectric isolated Fin structure.
  81. Sampson, Ronald K.; Loubet, Nicolas, Method for the formation of a FinFET device having partially dielectric isolated fin structure.
  82. Monfray, Stephane; Sampson, Ronald K.; Loubet, Nicolas, Method for the formation of a FinFET device with epitaxially grown source-drain regions having a reduced leakage path.
  83. Loubet, Nicolas; Monfray, Stephane; Sampson, Ronald Kevin, Method for the formation of a finFET device with epitaxially grown source-drain regions having a reduced leakage path.
  84. Loubet, Nicolas; Khare, Prasanna, Method for the formation of dielectric isolated fin structures for use, for example, in FinFET devices.
  85. Liu, Qing; Loubet, Nicolas, Method for the formation of fin structures for FinFET devices.
  86. Loubet, Nicolas; Liu, Qing, Method for the formation of fin structures for FinFET devices.
  87. Shah,Uday; Doyle,Brian S.; Brask,Justin K.; Chau,Robert S., Method of fabricating a multi-cornered film.
  88. Xiang,Qi; Pan,James N.; Goo,Jung Suk, Method of fabricating an integrated circuit channel region.
  89. Brask,Justin K.; Doyle,Brian S.; Kavalleros,Jack; Doczy,Mark; Shah,Uday; Chau,Robert S., Method of forming a metal oxide dielectric.
  90. Rhee, Hwa-Sung; Kim, Hyun-Suk; Tetsuji, Ueno; Yoo, Jae-Yoon; Lee, Seung-Hwan; Lee, Ho; Park, Moon-han, Method of forming an at least penta-sided-channel type of FinFET transistor.
  91. Ahn, Young Joon; Park, Dong Gun; Lee, Choong Ho; Kang, Hee Soo, Method of forming fin field effect transistor using damascene process.
  92. Brask, Justin K.; Doyle, Brian S.; Kavalieros, Jack; Doczy, Mark; Shah, Uday; Chau, Robert S., Method of forming metal gate electrodes using sacrificial gate electrode material and sacrificial gate dielectric material.
  93. Doyle,Brian S.; Datta,Suman; Kavalieros,Jack T.; Majumdar,Amlan, Method of ion implanting for tri-gate devices.
  94. Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Chau, Robert S., Method of patterning a film.
  95. Brask, Justin K.; Kavalieros, Jack; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S.; Doyle, Brian S., Methods for patterning a semiconductor film.
  96. Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Methods for semiconductor sensor structures with reduced dislocation defect densities.
  97. Lochtefeld, Anthony J., Methods of forming semiconductor diodes by aspect ratio trapping with coalesced films.
  98. Oh, Chang-Woo; Park, Dong-Gun; Kim, Dong-Won; Li, Ming; Kim, Sung-Hwan, Methods of manufacturing semiconductor devices having a support structure for an active layer pattern.
  99. Zhang,Yuegang; Doyle,Brian S.; Bourianoff,George I., Multi-gate carbon nano-tube transistors.
  100. Aller, Ingo; Keinert, Joachim; Ludwig, Thomas; Nowak, Edward J.; Rainey, BethAnn, Multi-height FinFETS.
  101. Fiorenza, James; Lochtefeld, Anthony J., Multi-junction solar cells.
  102. Fiorenza, James; Lochtefeld, Anthony J., Multi-junction solar cells.
  103. Krivokapic, Zoran; An, Judy Xilin; Dakshina-Murthy, Srikanteswara; Wang, Haihong; Yu, Bin, Narrow fin FinFET.
  104. Ahmed, Shibly S.; Lin, Ming-Ren; Wang, Haihong; Yu, Bin, Narrow fins by oxidation in double-gate finfet.
  105. Li, Jizhong, Nitride-based multi-junction solar cell modules and methods for making the same.
  106. Li, Jizhong, Nitride-based multi-junction solar cell modules and methods for making the same.
  107. Doyle, Brian S.; Datta, Suman; Jin, Been Yih; Chau, Robert, Non-planar MOS structure with a strained channel region.
  108. Doyle,Brian S.; Datta,Suman; Jin,Been Yih; Chau,Robert, Non-planar MOS structure with a strained channel region.
  109. Doyle,Brian S; Datta,Suman; Jin,Been Yih; Zelick,Nancy M; Chau,Robert, Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow.
  110. Hareland,Scott A.; Chau,Robert S.; Doyle,Brian S.; Datta,Suman; Jin,Been Yih, Nonplanar device with stress incorporation layer and method of fabrication.
  111. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  112. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  113. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  114. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  115. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  116. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  117. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  118. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  119. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  120. Hareland,Scott A.; Chau,Robert S.; Doyle,Brian S.; Rios,Rafael; Linton,Tom; Datta,Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  121. Brask, Justin K.; Dovle, Brian S.; Kavalleros, Jack; Doczy, Mark; Shah, Uday; Chau, Robert S., Nonplanar transistors with metal gate electrodes.
  122. Brask,Justin K.; Doyle,Brian S.; Doczy,Mark L.; Chau,Robert S., Nonplanar transistors with metal gate electrodes.
  123. Brask,Justin K.; Doyle,Brian S.; Doczy,Mark L.; Chau,Robert S., Nonplanar transistors with metal gate electrodes.
  124. Brask,Justin K.; Doyle,Brian S.; Kavalieros,Jack; Doczy,Mark; Shah,Uday; Chau,Robert S., Nonplanar transistors with metal gate electrodes.
  125. Li, Jizhong; Lochtefeld, Anthony J.; Sheen, Calvin; Cheng, Zhiyuan, Photovoltaics on silicon.
  126. Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
  127. Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
  128. Hydrick, Jennifer M.; Fiorenza, James G., Polishing of small composite semiconductor materials.
  129. Kavalieros, Jack T.; Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Datta, Suman; Doczy, Mark L.; Metz, Matthew V.; Chau, Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  130. Kavalieros,Jack T.; Brask,Justin K.; Doyle,Brian S.; Shah,Uday; Datta,Suman; Doczy,Mark L.; Metz,Matthew V.; Chau,Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  131. Skotnicki,Thomas; Chanemougame,Daniel; Monfray,Stephane, Process for producing a field-effect transistor and transistor thus obtained.
  132. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  133. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  134. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  135. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  136. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  137. Huang, Yu-Lien; Fan, Chun-Hsiang; Li, Yung-Ta, Quantum well fin-like field effect transistor (QWFinFET) having a two-section combo QW structure.
  138. Huang, Yu-Lien; Fan, Chun-Hsiang; Li, Yung-Ta, Quantum well fin-like field effect transistor (QWFinFET) having a two-section combo QW structure.
  139. Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
  140. Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
  141. Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
  142. Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
  143. Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
  144. Ahmed,Shibly S.; Yu,Bin, Sacrificial oxide for minimizing box undercut in damascene FinFET.
  145. Tabery,Cyrus E.; Ahmed,Shibly S.; Buynoski,Matthew S.; Dakshina Murthy,Srikanteswara; Krivokapic,Zoran; Wang,Haihong; Yang,Chih Yuh; Yu,Bin, Self aligned damascene gate.
  146. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  147. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  148. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  149. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  150. Jung, Sujin; Kim, JinBum; Moon, Kang Hun; Lee, Kwan Heum; Lee, Byeongchan; Lee, Choeun; Xu, Yang, Semiconductor devices and methods of fabricating the same.
  151. Oh, Chang-woo; Park, Dong-gun; Kim, Dong-won; Li, Ming; Kim, Sung-hwan, Semiconductor devices having a support structure for an active layer pattern.
  152. Oh, Chang-woo; Park, Dong-gun; Kim, Dong-won; Li, Ming; Kim, Sung-hwan, Semiconductor devices having a support structure for an active layer pattern.
  153. Shin, Dong-Suk; Tetsuji, Ueno; Lee, Seung-Hwan; Lee, Ho; Rhee, Hwa-Sung, Semiconductor devices having faceted channels and methods of fabricating such devices.
  154. Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
  155. Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
  156. Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
  157. Zhao, Jing, Semiconductor fin fabrication method and Fin FET device fabrication method.
  158. Cheng, Zhiyuan; Fiorenza, James G.; Sheen, Calvin; Lochtefeld, Anthony, Semiconductor sensor structures with reduced dislocation defect densities.
  159. Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Semiconductor sensor structures with reduced dislocation defect densities.
  160. Booth, Jr., Roger Allen; Mandelman, Jack Allan; Tonti, William Robert, Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures.
  161. Booth, Jr., Roger Allen; Mandelman, Jack Allan; Tonti, William Robert, Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures.
  162. Booth, Jr.,Roger Allen; Mandelman,Jack Allan; Tonti,William Robert, Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures.
  163. Iyer, Subramanian S.; Nowak, Edward J., Semiconductor-on-insulator (SOI) structure and method of forming the SOI structure using a bulk semiconductor starting wafer.
  164. Iyer, Subramanian S.; Nowak, Edward J., Semiconductor-on-insulator (SOI) structure and method of forming the SOI structure using a bulk semiconductor starting wafer.
  165. Hudait, Mantu K.; Shaheen, Mohamad A.; Chow, Loren A.; Tolchinsky, Peter G.; Fastenau, Joel M.; Loubychev, Dmitri; Liu, Amy W. K., Stacking fault and twin blocking barrier for integrating III-V on Si.
  166. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  167. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  168. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  169. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  170. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  171. Wang,Haihong; Ahmed,Shibly S.; Lin,Ming Ren; Yu,Bin, Systems and methods for forming multiple fin structures using metal-induced-crystallization.
  172. Chau, Robert S.; Doyle, Brian S.; Kavalieros, Jack; Barlage, Douglas; Datta, Suman, Tri-gate devices and methods of fabrication.
  173. Chau, Robert S.; Doyle, Brian S.; Kavalieros, Jack; Barlage, Douglas; Datta, Suman; Hareland, Scott A., Tri-gate devices and methods of fabrication.
  174. Chau,Robert S.; Doyle,Brian S.; Kavalieros,Jack; Barlage,Douglas; Datta,Suman, Tri-gate devices and methods of fabrication.
  175. Chau,Robert S.; Doyle,Brian S.; Kavalieros,Jack; Barlage,Douglas; Datta,Suman, Tri-gate devices and methods of fabrication.
  176. Chau,Robert S.; Doyle,Brian S.; Kavalieros,Jack; Barlage,Douglas; Datta,Suman; Hareland,Scott A., Tri-gate devices and methods of fabrication.
  177. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  178. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  179. Chau,Robert; Datta,Suman; Doyle,Brian S; Jin,Been Yih, Tri-gate transistors and methods to fabricate same.
  180. Shaheen, Mohamad A.; Rachmady, Willy; Tolchinsky, Peter, Ultra-thin oxide bonding for S1 to S1 dual orientation bonding.
  181. He, Hong; Wang, Junli; Xu, Yongan; Yin, Yunpeng, Work function metal fill for replacement gate fin field effect transistor process.
  182. He, Hong; Wang, Junli; Xu, Yongan; Yin, Yunpeng, Work function metal fill for replacement gate fin field effect transistor process.
  183. He, Hong; Wang, Junli; Xu, Yongan; Yin, Yunpeng, Work function metal fill for replacement gate fin field effect transistor process.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로