$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/46
  • H01L-021/20
출원번호 US-0671857 (2000-09-28)
우선권정보 JP-0278937 (1999-09-30)
발명자 / 주소
  • Yamagata, Kenji
출원인 / 주소
  • Canon Kabushiki Kaisha
대리인 / 주소
    Fitzpatrick, Cella, Harper & Scinto
인용정보 피인용 횟수 : 183  인용 특허 : 17

초록

To decrease the thickness of a silicon thin film to a desired value without deterioration of the quality thereof while avoiding the surface roughness due to speed increasing oxidation of crystal defect portions occurring when conducting the conventional sacrificial oxidation, effect of dust particle

대표청구항

1. A method for producing a silicon thin film provided on an insulating surface, which comprises the steps of: preparing the silicon thin film at a thickness larger than 100 nm on the insulating surface; heat-treating the silicon thin film in a reducing atmosphere containing hydrogen; and wet-c

이 특허에 인용된 특허 (17)

  1. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX ; Sato Nobuhiko,JPX, Etching solution for etching porous silicon, etching method using the etching solution and method of preparing semicond.
  2. Kiyofumi Sakaguchi JP; Takao Yonehara JP, Fabrication process of semiconductor substrate.
  3. Lin Ping-Wei,TWX ; Li Jui-Ping,TWX ; Kao Ming-Kuan,TWX ; Chung Yi-Fu,TWX, Method for enlarging surface area of a plurality of hemi-spherical grains on the surface of a semiconductor chip.
  4. Sato Nobuhiko,JPX ; Matsumura Satoshi,JPX, Method for producing semiconductor base members.
  5. Kenji Yamagata JP; Satoshi Matsumura JP, Method of cleaning porous body, and process for producing porous body, non-porous film or bonded substrate.
  6. Kiyofumi Sakaguchi JP; Kazutaka Yanagita JP, Porous region removing method and semiconductor substrate manufacturing method.
  7. Yamagata Kenji,JPX ; Yonehara Takao,JPX, Process for producing a semiconductor substrate.
  8. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heat treating.
  9. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
  10. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Process for production of semiconductor substrate.
  11. Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Process for the production of a structure having a thin semiconductor film on a substrate.
  12. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  13. Shuichi Nagano JP; Horst-Lothar Fiedler DE, Semiconductor device having a sensor with the temperature compensation function.
  14. Yonehara Takao (Atsugi JPX), Semiconductor member and process for preparing semiconductor member.
  15. Yonehara Takao,JPX ; Sato Nobuhiko,JPX ; Sakaguchi Kiyofumi,JPX ; Kondo Shigeki,JPX, Semiconductor member, and process for preparing same and semiconductor device formed by use of same.
  16. Samata Shuichi,JPX ; Matsushita Yoshiaki,JPX ; Inoue Yoko,JPX, Semiconductor substrate and method of manufacturing same.
  17. Sato Nobuhiko,JPX ; Yonehara Takao,JPX, Semiconductor substrate and process for production thereof.

이 특허를 인용한 특허 (183)

  1. Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
  2. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, 3D memory semiconductor device and structure.
  3. Or-Bach, Zvi, 3D semiconductor device.
  4. Or-Bach, Zvi, 3D semiconductor device.
  5. Or-Bach, Zvi; Wurman, Zeev, 3D semiconductor device.
  6. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  7. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  8. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, 3D semiconductor device and structure.
  9. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, 3D semiconductor device and structure.
  10. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, 3D semiconductor device and structure.
  11. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, 3D semiconductor device and structure with back-bias.
  12. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device including field repairable logics.
  13. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, 3D semiconductor device, fabrication method and system.
  14. Or-Bach, Zvi; Widjaja, Yuniarto, 3DIC system with a two stable state memory and back-bias region.
  15. Ahn, Kie Y.; Forbes, Leonard, Apparatus having a lanthanum-metal oxide semiconductor device.
  16. Derderian, Garo J.; Sandhu, Gurtej Singh, Atomic layer deposition and conversion.
  17. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer.
  18. Or-Bach, Zvi; Wurman, Zeev, Automation for monolithic 3D devices.
  19. Lee, Sang-Yun, Bonded semiconductor structure and method of making the same.
  20. Patel, Vipulkumar; Ghiron, Margaret; Gothoskar, Prakash; Montgomery, Robert Keith; Shastri, Kalpendu; Pathak, Soham; Yanushefski, Katherine A., CMOS-compatible integration of silicon-based optical devices with electronic devices.
  21. Brask, Justin K.; Shaheen, Mohamed A.; Zhang, Ruitao, Chemical thinning of epitaxial silicon layer over buried oxide.
  22. Brask,Justin K.; Shaheen,Mohamed A.; Zhang,Ruitao, Chemical thinning of silicon body of an SOI substrate.
  23. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Contacts for nanowire field effect transistors.
  24. Gulari, Levent, Contoured insulator layer of silicon-on-insulator wafers and process of manufacture.
  25. Ahn,Kie Y.; Forbes,Leonard, Crystalline or amorphous medium-K gate oxides, Y0and Gd0.
  26. Sandhu, Gurtej S.; Durcan, D. Mark, Devices with nanocrystals and methods of formation.
  27. Sandhu, Gurtej S.; Durcan, D. Mark, Devices with nanocrystals and methods of formation.
  28. Bangsaruntip, Sarunya; Cohen, Guy M.; Sleight, Jeffrey W., Directionally etched nanowire field effect transistors.
  29. Bangsaruntip, Sarunya; Cohen, Guy M.; Sleight, Jeffrey W., Directionally etched nanowire field effect transistors.
  30. Ahn,Kie Y.; Forbes,Leonard, Electronic apparatus with deposited dielectric layers.
  31. Bangsaruntip, Sarunya; Chang, Josephine B.; Cohen, Guy M.; Sleight, Jeffrey W., Gate-all-around nanowire field effect transistors.
  32. Bangsaruntip, Sarunya; Chang, Josephine B.; Lauer, Isaac; Sleight, Jeffrey W., Gate-all-around nanowire tunnel field effect transistors.
  33. Ahn, Kie Y.; Forbes, Leonard, High-K gate dielectric oxide.
  34. Ahn,Kie Y.; Forbes,Leonard, Highly reliable amorphous high-k gate oxide ZrO2.
  35. Zhang, Xunyuan; Chae, Moosung; Zhao, Larry, Hybrid manganese and manganese nitride barriers for back-end-of-line metallization and methods for fabricating the same.
  36. Liu,Jinping; Sohn,Dong Kyun; Hsia,Liang Choo, Implantation-less approach to fabricating strained semiconductor on isolation wafers.
  37. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Integrated circuit device and structure.
  38. Ahn,Kie Y.; Forbes,Leonard, Lanthanide oxide / hafnium oxide dielectric layers.
  39. Ahn,Kie Y.; Forbes,Leonard, Lanthanide oxide dielectric layer.
  40. Ahn, Kie Y.; Forbes, Leonard, Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics.
  41. Ahn,Kie Y.; Forbes,Leonard, Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics.
  42. Ahn, Kie Y.; Forbes, Leonard, Low-temperature grown high quality ultra-thin CoTiOgate dielectrics.
  43. Ahn,Kie Y.; Forbes,Leonard, Low-temperature growth high-quality ultra-thin praseodymium gate dieletrics.
  44. Moriwaka, Tomoaki, Manufacturing method of SOI substrate.
  45. Ohnuma, Hideto, Manufacturing method of SOI substrate.
  46. Yamazaki, Shunpei, Manufacturing method of SOI substrate provided with barrier layer.
  47. Yamazaki, Shunpei; Furuno, Makoto, Manufacturing method of substrate provided with semiconductor films.
  48. Yamazaki, Shunpei; Furuno, Makoto, Manufacturing method of substrate provided with semiconductor films.
  49. Or-Bach, Zvi; Wurman, Zeev, Method for design and manufacturing of a 3D semiconductor device.
  50. Or-Bach, Zvi, Method for developing a custom device.
  51. Or-Bach, Zvi; Sekar, Deepak C., Method for fabricating novel semiconductor and optoelectronic devices.
  52. Kawakami, Akira, Method for fabricating thin layer device.
  53. Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C.; Or-Bach, Zvi, Method for fabrication of a semiconductor device and structure.
  54. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method for fabrication of a semiconductor device and structure.
  55. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  56. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  57. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  58. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  59. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Ze'ev, Method for fabrication of a semiconductor device and structure.
  60. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  61. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of configurable systems.
  62. Endo,Akihiko; Kusaba,Tatsumi; Okuda,Hidehiko; Morita,Etsurou, Method for manufacturing SOI substrate.
  63. Ohnuma, Hideto; Shingu, Takashi; Kakehata, Tetsuya; Kuriki, Kazutaka; Yamazaki, Shunpei, Method for manufacturing SOI substrate.
  64. Yamazaki, Shunpei; Ohnuma, Hideto; Iikubo, Yoichi; Yamamoto, Yoshiaki; Makino, Kenichiro, Method for manufacturing SOI substrate and semiconductor device.
  65. Tanaka, Koichiro, Method for manufacturing a SOI with plurality of single crystal substrates.
  66. Maruyama,Junya; Ohno,Yumiko; Takayama,Toru; Goto,Yuugo; Yamazaki,Shunpei, Method for manufacturing semiconductor device.
  67. Tsukamoto, Naoki; Shimomura, Akihisa, Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device.
  68. Yamazaki, Shunpei, Method for manufacturing semiconductor substrate and semiconductor device.
  69. Yamazaki, Shunpei; Ohnuma, Hideto; Koyama, Jun, Method for manufacturing semiconductor substrate, display panel, and display device.
  70. Kim, Myung Su; Song, Min Chul; Park, Soon Young; Kim, Dong Seop; Park, Sung Chan; Kang, Yoon Mook; Kim, Tae Jun; Shin, Min Ki; Lee, Sang Won; Lim, Heung Kyoon, Method for manufacturing solar cell including etching.
  71. Yokokawa,Isao; Mitani,Kiyoshi, Method for producing SOI wafer and SOI wafer.
  72. Nishihata, Hideki; Morimoto, Nobuyuki; Kusaba, Tatsumi; Endo, Akihiko, Method for producing a bonded wafer.
  73. Nishihata, Hideki; Ono, Isoroku; Endo, Akihiko, Method for producing bonded wafer.
  74. Wang, David Xuan-Qi; Moslehi, Mehrdad M.; Ricolcol, Rafael; Kramer, Joe, Method for releasing a thin-film substrate.
  75. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, Method of constructing a semiconductor device and structure.
  76. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method of fabricating a semiconductor device and structure.
  77. Ahn, Kie Y.; Forbes, Leonard, Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer.
  78. Faure, Bruce; Di Cioccio, Lea, Method of fabricating an epitaxially grown layer.
  79. Faure, Bruce; Di Cioccio, Lea, Method of fabricating an epitaxially grown layer.
  80. Faure, Bruce; Letertre, Fabrice, Method of fabricating an epitaxially grown layer.
  81. Faure, Bruce; Letertre, Fabrice, Method of fabricating an epitaxially grown layer.
  82. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Method of forming three dimensional integrated circuit devices using layer transfer technique.
  83. Or-Bach, Zvi; Widjaja, Yuniarto, Method of maintaining a memory state.
  84. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method of manufacturing a semiconductor device and structure.
  85. Sekar, Deepak C.; Or-Bach, Zvi, Method of manufacturing a semiconductor device with two monocrystalline layers.
  86. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C.; Lim, Paul, Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer.
  87. Ohnuma, Hideto; Iikubo, Yoichi; Yamazaki, Shunpei, Method of manufacturing semiconductor device.
  88. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Method of processing a semiconductor device.
  89. Maruyama,Junya; Ohno,Yumiko; Takayama,Toru; Goto,Yuugo; Yamazaki,Shunpei, Method of separating a release layer from a substrate comprising hydrogen diffusion.
  90. Or-Bach, Zvi; Wurman, Zeev, Method to construct a 3D semiconductor device.
  91. Or-Bach, Zvi; Wurman, Ze'ev, Method to construct systems.
  92. Or-Bach, Zvi; Wurman, Ze'ev, Method to form a 3D semiconductor device.
  93. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Method to form a 3D semiconductor device and structure.
  94. Ahn, Kie Y.; Forbes, Leonard, Methods for atomic-layer deposition.
  95. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Methods of forming contacts for nanowire field effect transistors.
  96. Sadaka, Mariam; Radu, Ionut, Methods of providing thin layers of crystalline semiconductor material, and related structures and devices.
  97. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Monolithic three-dimensional semiconductor device and structure.
  98. Bangsaruntip, Sarunya; Koester, Stephen J.; Majumdar, Amlan; Sleights, Jeffrey W., Nanowire PIN tunnel field effect devices.
  99. Bangsaruntip, Sarunya; Cohen, Guy; Majumdar, Amlan; Sleight, Jeffrey W., Nanowire circuits in matched devices.
  100. Bangsaruntip, Sarunya; Cohen, Guy; Majumdar, Amlan; Sleight, Jeffrey W., Nanowire circuits in matched devices.
  101. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Nanowire field effect transistors.
  102. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Nanowire field effect transistors.
  103. Bangsaruntip, Sarunya; Koester, Steven J.; Majumdar, Amlan; Sleights, Jeffrey W., Nanowire pin tunnel field effect devices.
  104. Bangsaruntip, Sarunya; Lauer, Isaac; Majumdar, Amlan; Sleight, Jeffrey W., Nanowire tunnel field effect transistors.
  105. Bangsaruntip, Sarunya; Lauer, Isaac; Majumdar, Amlan; Sleight, Jeffrey W., Nanowire tunnel field effect transistors.
  106. Bangsaruntip, Sarunya; Chang, Josephine B.; Cohen, Guy M.; Sleight, Jeffrey W., Omega shaped nanowire field effect transistors.
  107. Bangsaruntip, Sarunya; Chang, Josephine B.; Cohen, Guy M.; Sleight, Jeffrey W., Omega shaped nanowire field effect transistors.
  108. Bangsaruntip, Sarunya; Chang, Josephine B.; Lauer, Isaac; Sleight, Jeffrey W., Omega shaped nanowire tunnel field effect transistors.
  109. Bangsaruntip, Sarunya; Chang, Josephine B.; Lauer, Isaac; Sleight, Jeffrey W., Omega shaped nanowire tunnel field effect transistors fabrication.
  110. Takayama, Toru; Maruyama, Junya; Goto, Yuugo; Ohno, Yumiko; Tsurume, Takuya; Kuwabara, Hideaki, Peeling method.
  111. Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Ohno,Yumiko; Tsurume,Takuya; Kuwabara,Hideaki, Peeling method.
  112. Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Ohno,Yumiko; Tsurume,Takuya; Kuwabara,Hideaki, Peeling method.
  113. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Planar and nanowire field effect transistors.
  114. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Planar and nanowire field effect transistors.
  115. Moslehi, Mehrdad M.; Wang, David Xuan-Qi; Tor, Sam Tone; Kramer, Karl-Josef, Releasing apparatus for separating a semiconductor substrate from a semiconductor template.
  116. Ahn, Kie Y.; Forbes, Leonard, Ruthenium for a dielectric containing a lanthanide.
  117. Ahn, Kie Y.; Forbes, Leonard, Ruthenium for a dielectric containing a lanthanide.
  118. Ahn, Kie Y.; Forbes, Leonard, Ruthenium layer for a dielectric layer containing a lanthanide oxide.
  119. Sekar, Deepak C.; Or-Bach, Zvi, Self aligned semiconductor device and structure.
  120. Bangsaruntip, Sarunya; Cohen, Guy M.; Narasimha, Shreesh; Sleight, Jeffrey W., Self-aligned contacts for nanowire field effect transistors.
  121. Or-Bach, Zvi; Lim, Paul; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  122. Or-Bach, Zvi; Sekar, Deepak, Semiconductor and optoelectronic devices.
  123. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  124. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  125. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  126. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  127. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  128. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  129. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  130. Yamazaki, Shunpei, Semiconductor device and method for manufacturing the same.
  131. Or-Bach, Zvi, Semiconductor device and structure.
  132. Or-Bach, Zvi, Semiconductor device and structure.
  133. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  134. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  135. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  136. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  137. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  138. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  139. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Semiconductor device and structure.
  140. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Lim, Paul, Semiconductor device and structure.
  141. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, Semiconductor device and structure.
  142. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  143. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  144. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  145. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure.
  146. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  147. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  148. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Lim, Paul, Semiconductor device and structure.
  149. Or-Bach, Zvi; Widjaja, Yuniarto; Sekar, Deepak C., Semiconductor device and structure.
  150. Or-Bach, Zvi; Wurman, Zeev, Semiconductor device and structure.
  151. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  152. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  153. Sekar, Deepak C; Or-Bach, Zvi; Lim, Paul, Semiconductor device and structure.
  154. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  155. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure for heat removal.
  156. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  157. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  158. Kokumai, Kazuo, Semiconductor device, method of manufacturing the same, and solid-state image sensor.
  159. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor devices and structures.
  160. Or-Bach, Zvi; Wurman, Zeev, Semiconductor devices and structures.
  161. Yonehara, Takao; Yamagata, Kenji; Sekiguchi, Yoshinobu; Nishi, Kojiro, Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method.
  162. Yonehara, Takao; Yamagata, Kenji; Sekiguchi, Yoshinobu; Nishi, Kojiro, Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method.
  163. Lee, Sang-Yun, Semiconductor memory device.
  164. Lee, Sang-Yun, Semiconductor memory device and method of fabricating the same.
  165. Cherekdjian, Sarko, Semiconductor structure made using improved multiple ion implantation process.
  166. Cherekdjian, Sarko, Semiconductor structure made using improved multiple ion implantation process.
  167. Cherekdjian, Sarko, Semiconductor structure made using improved pseudo-simultaneous multiple ion implantation process.
  168. Cherekdjian, Sarko, Semiconductor structure made using improved simultaneous multiple ion implantation process.
  169. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, Semiconductor system and device.
  170. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Semiconductor system and device.
  171. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor system, device and structure with heat removal.
  172. Sakurada, Masahiro, Soi wafer and a method for producing the same.
  173. de Souza, Joel P.; Fogel, Keith E.; Greene, Brian J.; Sadana, Devendra K.; Yang, Haining S., Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost.
  174. de Souza,Joel P.; Fogel,Keith E.; Greene,Brian J.; Sadana,Devendra K.; Yang,Haining S., Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost.
  175. Ito,Masataka; Yamagata,Kenji; Kakizaki,Yasuo; Takanashi,Kazuhito; Miyabayashi,Hiroshi; Moriwaki,Ryuji; Tsuboi,Takashi, Substrate manufacturing method and substrate processing apparatus.
  176. Yamazaki, Shunpei, Substrate provided with semiconductor films and manufacturing method thereof.
  177. Yonehara,Takao, Substrate, manufacturing method therefor, and semiconductor device.
  178. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C., System comprising a semiconductor device and structure.
  179. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  180. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  181. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  182. Shimoda, Tatsuya; Inoue, Satoshi; Phan, Tue Trong; Miyasako, Takaaki; Li, Jinwang, Thin film transistor and method for manufacturing thin film transistor.
  183. Lee, Sang-Yun, Three-dimensional integrated circuit structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로