초록 ▼

A dynamic random access memory solves long-existing tight pitch layout problems using a multiple-dimensional bit line structure. Improvement in decoder design further reduces total area of this memory. A novel memory access procedure provides the capability to make internal memory refresh completely

A dynamic random access memory solves long-existing tight pitch layout problems using a multiple-dimensional bit line structure. Improvement in decoder design further reduces total area of this memory. A novel memory access procedure provides the capability to make internal memory refresh completely invisible to external users. By use of such memory architecture, higher performance DRAM can be realized without degrading memory density. The requirements for system support are also simplified significantly.

대표청구항 ▼

A dynamic random access memory solves long-existing tight pitch layout problems using a multiple-dimensional bit line structure. Improvement in decoder design further reduces total area of this memory. A novel memory access procedure provides the capability to make internal memory refresh completely

A dynamic random access memory solves long-existing tight pitch layout problems using a multiple-dimensional bit line structure. Improvement in decoder design further reduces total area of this memory. A novel memory access procedure provides the capability to make internal memory refresh completely invisible to external users. By use of such memory architecture, higher performance DRAM can be realized without degrading memory density. The requirements for system support are also simplified significantly. second reference voltage when the first DC input terminal and second DC input terminal are connected to the DC supply current; a DC-offset reference voltage between the first reference voltage and the second reference voltage provided by the resistive voltage ladder; a signal generator connected to the resistive voltage ladder so as to provide a reference signal varying between a maximum voltage that is more positive than the first reference voltage and a minimum voltage that is less positive than the second reference voltage, the reference signal having a preselected waveform so that the reference signal crosses a voltage range between the reference voltages in a preselected time and remains more positive than the first reference voltage for approximately the same time that it remains below the second reference voltage; a voltage follower connected between the resistive voltage ladder and the signal generator so as to provide the DC-offset reference voltage to the signal generator; a first comparator/buffer connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the first reference voltage and provide as an output a first series of positive-going output pulses each lasting during the time that the reference signal is more positive than the first reference voltage; a second comparator/buffer connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the second reference voltage and provide as an output a second series of positive-going output pulses each lasting during the time that the reference signal is less positive than the second reference voltage; a first N-channel MOSFET switch having a gate connected to the output of the first comparator/buffer, a drain connected to the first output terminal, and a source connected to the second DC input terminal, the drain and source are connected together while an output pulse is applied to the gate; and a second N-channel MOSFET switch having a gate connected to the output of the second comparator/buffer, a drain connected to the third output terminal, and a source connected to the second DC input terminal, the drain and source are connected together while an output pulse is applied to the gate. 2. The electronic circuit as defined in claim 1, wherein: the signal generator comprises an operational amplifier configured as a relaxation oscillator so that the time-varying signal has a generally triangular waveform; the voltage follower comprises an operational amplifier; and the comparator/buffers comprise operational amplifiers. 3. A DC to AC inverter for providing an AC output current from a DC supply current, comprising: a first DC input terminal and a second DC input terminal, the first DC input terminal for connection to the DC supply current at a more positive voltage than the second DC input terminal; first and second output terminals for connection to a device requiring the AC output current; a resistive voltage ladder connected between the first DC input terminal and the second DC input terminal for providing a first reference voltage and a second reference voltage, the first reference voltage more positive than the second reference voltage; a DC-offset reference voltage between the first reference voltage and the second reference voltage provided by the resistive voltage ladder; a signal generator for generating a reference signal that varies between a maximum voltage that is more positive than the first reference voltage and a minimum voltage that is less positive than the second reference voltage, the reference signal having a preselected waveform so that the reference signal crosses a voltage range between the reference voltages in a preselected time and remains more positive than the first reference voltage for approximately the same time that it remains below the second reference voltage; a voltage follower connected between the resistive voltage ladder and the signal generator so as to provide the DC-offset reference voltage to the signal generator; a first comparator connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the first reference voltage and provide as an output a first series of output pulses that are positive-going each lasting during the time that the reference signal is less positive than the first reference voltage; a second comparator connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the second reference voltage and provide as an output a second series of output pulses that are positive-going each lasting during the time that the reference signal is less positive than the second reference voltage; a third comparator connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the second reference voltage and provide as an output a third series of output pulses that are positive-going each lasting during the time that the reference signal is more positive than the second reference voltage; a fourth comparator connected to the signal generator and the resistive voltage ladder so as to compare the reference signal to the first reference voltage and provide as an output a fourth series of output pulses that are positive-going each lasting during the time that the reference signal is more positive than the first reference voltage; a first P-channel MOSFET switch having a gate, a drain, and a source, the drain and source are connected together while an output pulse is applied to the gate, the gate is connected to the output of the first comparator, the drain is connected to the first DC input terminal, and the source is connected to the first output terminal; a second N-channel MOSFET switch having a gate, a drain, and a source, the drain and source are connected together while an output pulse is applied to the gate, the gate is connected to the output of the second comparator, the drain is connected to the first output terminal, and the source is connected to the second DC input terminal; a third P-channel MOSFET switch having a gate, a drain, and a source, the drain and source are connected together while an output pulse is applied to the gate, the gate is connected to the output of the third comparator, the drain is connected to the first DC input terminal, and the source is connected to the second output terminal; and a fourth N-channel MOSFET switch having a gate, a drain, and a source, the drain and source are connected together while an output pulse is applied to the gate, the gate is connected to the output of the fourth comparator, the drain is connected to the second output terminal, and the source is connected to the second DC input terminal. 4. The electronic circuit as defined in claim 3, wherein: the signal generator comprises an operational amplifier configured as a relaxation oscillator so that the time-varying signal has a generally triangular waveform; the voltage follower comprises an operational amplifier; and the comparators comprise operational amplifiers. 5. A DC to AC inverter for providing an AC output current from a DC supply current, comprising: a first DC input terminal and a second DC input terminal, the first DC input terminal for connection to the DC supply current at a more positive voltage than the second DC input terminal; first and second output terminals for connection to a device requiring the AC output current; a resistive voltage ladder connected between the first DC input terminal and the second DC input terminal, the resistive voltage ladder providing a first reference voltage and a second reference voltage, the first reference voltage more positive than the second reference voltage; a DC-offset reference voltage between the first reference voltage and the second reference voltage provided by the resistive voltage ladder; a signal genera