$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Copper-plating liquid, plating method and plating apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C25D-005/02
  • H01L-021/288
  • H01L-021/445
출원번호 US-0893624 (2001-06-29)
우선권정보 JP-0199924 (2000-06-30)
발명자 / 주소
  • Nagai, Mizuki
  • Okuyama, Shuichi
  • Kimizuka, Ryoichi
  • Kobayashi, Takeshi
출원인 / 주소
  • Ebara Corporation
대리인 / 주소
    Wenderoth, Lind & Ponack, L.L.P.
인용정보 피인용 횟수 : 23  인용 특허 : 8

초록

There is provided a copper-plating liquid free from an alkali metal and a cyanide which, when used in plating of a substrate having an outer seed layer and fine recesses of a high aspect ratio, can reinforce the thin portion of the seed layer and can embed copper completely into the depth of the fin

대표청구항

There is provided a copper-plating liquid free from an alkali metal and a cyanide which, when used in plating of a substrate having an outer seed layer and fine recesses of a high aspect ratio, can reinforce the thin portion of the seed layer and can embed copper completely into the depth of the fin

이 특허에 인용된 특허 (8)

  1. Chen LinLin, Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece.
  2. Talieh Homayoun ; Basol Bulent, Apparatus for forming an electrical contact with a semiconductor substrate.
  3. Krishnamoorthy Ahila ; Duquette David J. ; Murarka Shyam P., Copper alloy electroplating bath for microelectronic applications.
  4. Dordi Yezdi ; Malik Muhammad Atif ; Hao Henan ; Franklin Timothy H. ; Stevens Joe ; Olgado Donald, Electro-chemical deposition system.
  5. Somekh Sasson ; Ghosh Debabrata ; Adams Bret W., Integrated electrodeposition and chemical-mechanical polishing tool.
  6. Syun-Ming Jang TW, Method for improvement of planarity of electroplated copper.
  7. Brian Aegerter ; Curt T. Dundas ; Michael Jolley ; Tom L. Ritzdorf ; Steven L. Peace ; Gary L. Curtis ; Raymon F. Thompson, Selective treatment of the surface of a microelectronic workpiece.
  8. Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.

이 특허를 인용한 특허 (23)

  1. Weidman, Timothy W.; Wijekoon, Kapila P.; Zhu, Zhize; Gelatos, Avgerinos V. (Jerry); Khandelwal, Amit; Shanmugasundram, Arulkumar; Yang, Michael X.; Mei, Fang; Moghadam, Farhad K., Contact metallization scheme using a barrier layer over a silicide layer.
  2. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  3. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  4. Shirakashi, Mitsuhiko; Kumekawa, Masayuki; Yasuda, Hozumi; Kobata, Itsuki; Noji, Ikutaro; Yoshida, Kaori, Electrolytic processing apparatus and substrate processing apparatus and method.
  5. Mayer, Steven T.; Koos, Daniel A.; Webb, Eric, Fabrication of semiconductor interconnect structure.
  6. Chan, Elvis M.; Withers, Bradley S., Metal capping of damascene structures to improve reliability using hyper selective chemical-mechanical deposition.
  7. Calcaterra, Anthony; Knox, David, Method and apparatus for applying a voltage to a substrate during plating.
  8. Calcaterra,Anthony; Knox,David, Method and apparatus for applying a voltage to a substrate during plating.
  9. Olsen, Gerald L.; Huang, Lee Ping; Betin, Leslie Ramsay, Method and apparatus for washing, etching, rinsing, and plating substrates.
  10. Nittel,Klaus Dieter; Schneider,Ralf, Method for copper-plating or bronze-plating an object and liquid mixtures therefor.
  11. Oladeji, Isaiah O., Method for fabricating copper-containing ternary and quaternary chalcogenide thin films.
  12. Lopatin,Sergey; Shanmugasundram,Arulkumar; Lubomirsky,Dmitry; Pancham,Ian A., Method for forming CoWRe alloys by electroless deposition.
  13. Bian, Zailong, Methods of forming copper-comprising conductive lines in the fabrication of integrated circuitry.
  14. Mayer, Steven T.; Porter, David W., Modulated metal removal using localized wet etching.
  15. Lubomirsky, Dmitry; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Kovarsky, Nicolay Y.; Wijekoon, Kapila, Process for electroless copper deposition.
  16. Mayer, Steven T.; Porter, David W., Reduced isotropic etchant material consumption and waste generation.
  17. Mayer, Steven T.; Porter, David W., Reduced isotropic etchant material consumption and waste generation.
  18. Weidman,Timothy W., Ruthenium containing layer deposition method.
  19. Hongo,Akihisa; Wang,Xinming, Substrate processing apparatus and method.
  20. Mayer, Steven T.; Rea, Mark L.; Hill, Richard S.; Kepten, Avishai; Stowell, R. Marshall; Webb, Eric G., Topography reduction and control by selective accelerator removal.
  21. Mayer, Steven T.; Webb, Eric G.; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
  22. Mayer, Steven T.; Webb, Eric; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
  23. Mayer, Steven T.; Webb, Eric; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로