$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

System for executing computer program using a configurable functional unit, included in a processor, for executing configurable instructions having an effect that are redefined at run-time

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-009/24   
미국특허분류(USC) 713/002; 713/100
출원번호 US-0501642 (2000-02-11)
우선권정보 EP-0200431 (1999-02-15)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Ure, Mike J.
인용정보 피인용 횟수 : 79  인용 특허 : 8
초록

A processor contains a configurable functional unit that is capable of executing reconfigurable instructions, whose effect can be redefined at run-time by loading a configuration program. Reconfigurable instructions are selected in combinations of more than one different reconfigurable instruction. A respective configuration program is generated for each combination of instructions. Each time when an instruction from one of the combinations is needed during execution and the configurable functional unit is not configured with the configuration program fo...

대표
청구항

A processor contains a configurable functional unit that is capable of executing reconfigurable instructions, whose effect can be redefined at run-time by loading a configuration program. Reconfigurable instructions are selected in combinations of more than one different reconfigurable instruction. A respective configuration program is generated for each combination of instructions. Each time when an instruction from one of the combinations is needed during execution and the configurable functional unit is not configured with the configuration program fo...

이 특허를 인용한 특허 피인용횟수: 79

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Knowles, Simon. Apparatus and method for asymmetric dual path processing. USP2016109477475.
  12. Knowles, Simon. Apparatus and method for control processing in dual path processor. USP2013078484442.
  13. Knowles, Simon. Apparatus and method for separate asymmetric control processing and data path processing in a configurable dual path processor that supports instructions having different bit widths. USP2013078484441.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  19. Schloegel, Kirk; Bhatt, Devesh. Auto-generation of concurrent code for multi-core applications. USP2014028661424.
  20. Chai, Sek M.; Bellas, Nikos; Dwyer, Malcolm R.; Lau, Erica M.; Li, Zhiyuan; Linzmeier, Daniel A.. Automatic generation of streaming data interface circuit. USP2009107603492.
  21. Ramchandran,Amit. Cache for instruction set architecture using indexes to achieve compression. USP2007037194605.
  22. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  23. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  24. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R.. Configuring a multi-processor system. USP2011088001266.
  25. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  26. Williams,Kenneth M; Wang,Albert. Defining instruction extensions in a standard programming language. USP2008057373642.
  27. Conner, Bryan. Dynamic priority conflict resolution in a multi-processor computer system having shared resources. USP2011027890686.
  28. Johnson, Scott D.. Extension adapter. USP2009097590829.
  29. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  30. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  31. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  32. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  33. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  38. Ramchandran,Amit. Input pipeline registers for a node in an adaptive computing engine. USP2007077249242.
  39. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui. Instruction set for efficient bit stream and byte stream I/O. USP2008097421561.
  40. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  41. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  42. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek. Long instruction word processing with instruction extensions. USP2008087418575.
  43. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  44. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  45. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  46. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  47. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  48. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  49. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  50. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  51. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  52. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  53. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  54. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  55. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  56. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  57. Metlapalli, Kumar C.. Methods and systems for computing platform. USP2010057716100.
  58. Huppenthal, Jon M.; Caliga, David E.. Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions. USP2009117620800.
  59. Huppenthal, Jon M.; Leskar, Paul A.. Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem. USP2005116961841.
  60. Huppenthal,Jon M.; Leskar,Paul A.. Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem. USP2007067237091.
  61. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  62. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  63. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Programmable logic configuration for instruction extensions. USP2009107610475.
  64. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Reconfigurable instruction set computing. USP2005106954845.
  65. Bangert,Joachim. Reprogrammable microprogram based reconfigurable multi-cell logic concurrently processing configuration and data signals. USP2007057225321.
  66. Yoda, Katsuhiro; Sugiyama, Iwao. Semiconductor integrated circuit with selected signal line coupling. USP2010047702884.
  67. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  68. Huppenthal, Jon M.; Seeman, Thomas R.; Burton, Lee A.. Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers. USP2009077565461.
  69. Huppenthal,Jon M.; Seeman,Thomas R.; Burton,Lee A.. Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format. USP2008097421524.
  70. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  71. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  72. Doering, Andreas C.; Dragone, Silvio; Herkersdorf, Andreas; Hofmann, Richard G.; Kuhlmann, Charles E.. System for using FPGA technology with a microprocessor for reconfigurable, instruction level hardware acceleration. USP2009097584345.
  73. Rupp, Charle' R.. System, apparatus and method for data path routing configurable to perform dynamic bit permutations. USP2009117620764.
  74. Rupp, Charle' R.; Arnold, Jeffrey M.. System, apparatus and method for implementing multifunctional memory in reconfigurable data path processing. USP2009047526632.
  75. Gonzalez, Ricardo E.; Wang, Albert R.. Systems and methods for selecting input/output configuration in an integrated circuit. USP2009117613900.
  76. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard. Systems and methods for software extensible multi-processing. USP2009087581081.
  77. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  78. Doering, Andreas C.; Dragone, Silvio; Herkersdorf, Andreas; Hofmann, Richard G.; Kuhlmann, Charles E.. Using field programmable gate array (FPGA) technology with a microprocessor for reconfigurable, instruction level hardware acceleration. USP2009107603540.
  79. Arnold,Jeffrey Mark; Banta,Gareld Howard; Johnson,Scott Daniel; Wang,Albert R.. Video processing system with reconfigurable instructions. USP2007107284114.