$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Hybrid triple redundant computer system

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/00
출원번호 US-0354368 (2003-01-30)
발명자 / 주소
  • Freydel, Lev
대리인 / 주소
    Renner, Kenner, Greive, Bobak, Taylor & Weber
인용정보 피인용 횟수 : 20  인용 특허 : 26

초록

A hybrid multiple redundant computer system having redundant input modules, central processor modules, and output modules operating in parallel, where output circuits within each output module are connected to associated microcontrollers, such that, a first output circuit is connected to a first and

대표청구항

A hybrid multiple redundant computer system having redundant input modules, central processor modules, and output modules operating in parallel, where output circuits within each output module are connected to associated microcontrollers, such that, a first output circuit is connected to a first and

이 특허에 인용된 특허 (26)

  1. Uebel Helmut (Leonberg DEX), 2-out-of-3 Selecting facility in a 3-computer system.
  2. Vandling ; III Gilbert C. (Endicott NY), Asynchronous TMR processing system.
  3. Yount Larry J. (Scottsdale AZ), Digital fail operational automatic flight control system utilizing redundant dissimilar data processing.
  4. Hay Rick H. (Cave Creek AZ) Smith Clarence S. (Glendale AZ) Girts Robert D. (Mesa AZ) Yount Larry J. (Scottsdale AZ), Fail-operational fault tolerant flight critical computer architecture and monitoring method.
  5. Ishii Kazuhiko (Hitachi JPX) Noguchi Atomi (Hitachi JPX) Gotoh Yoshimi (Hitachi JPX), Fault tolerable redundancy control.
  6. Fuchs Stephen ; Wardrop Andrew J., Fault tolerant computer system.
  7. Wardrop Andrew J., Fault tolerant computer system.
  8. Bond David G. (Kent WA) Caluori Vincent A. (Kent WA) Hill Todd (Seattle WA) Kirkland David T. (Kent WA) Raftery Michael L. (Federal Way WA) VanAlen Derek J. (Kent WA), Fault tolerant data exchange unit.
  9. Cheung Douglas D. (Braintree MA), Fault tolerant processing section with dynamically reconfigurable voting.
  10. Chen Chin-Long ; Le Canh Xuan ; Lo Tin-Chee ; Weinberger Arnold, Fault tolerant system based on voting.
  11. Kanekawa Nobuyasu (Hitachi JPX) Ihara Hirokazu (Machida JPX) Kato Hatsuhiko (Yokohama JPX), Fault tolerant system employing majority voting.
  12. Loise Dominique (Velizy-Villacoublay FRX), Fault-tolerant computer architecture.
  13. Morikawa Takahiro (Tokyo JPX), Fault-tolerant computer system capable of preventing acquisition of an input/output information path by a processor in w.
  14. Smith Steven E. (Manhattan Beach CA) Kucharski Janusz M. (Redondo Beach CA) Murphy Kenneth J. (West Hills CA), Fault-tolerant output circuits.
  15. Palumbo Daniel L. (Newport News VA), Fault-tolerant processing system.
  16. Hilford Michael H. (Newport Beach CA) Tobol Nathan (Wrentham MA), Fault-tolerant voted output system.
  17. Williams Emrys J., I/O handling for a multiprocessor computer system.
  18. Truong Tuong K. (Renton WA), Method and apparatus for a fault tolerant clock with dynamic reconfiguration.
  19. Smith Steven E. (Manhattan Beach CA) Murphy Kenneth J. (Canoga Park CA), Multiple-redundant fault detection system and related method for its use.
  20. Curtin Keith W. (1738 Old Forge Rd. Charlottesville VA 22901-2112), Output network for a fault tolerant control system.
  21. Glaser Robert S. ; Fernandez G. Paul ; Hoy Robert S. ; Grai Timothy J. ; Hozeska Robert J. ; Grinwis Donald J., Process control interface system having triply redundant remote field units.
  22. Bouvier Daniel (Austin TX) Chan Wai-ming R. (Austin TX), Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof.
  23. Esposito Daniel (Naperville IL) Reneker Douglas A. (Naperville IL), System and method for on-line state restoration of one or more processors in an N module redundant voting processor syst.
  24. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system.
  25. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system and associated method.
  26. Norman John H. (Chandler AZ), Uninterruptable fault tolerant data processor.

이 특허를 인용한 특허 (20)

  1. Han, Jin-Ho, Apparatus and method for detecting fault of processor.
  2. Fletcher, Bryan Henry; Graves, James Andrew; Williams, Quay Isaac Gene; Allen, David Peter, Continuous equipment operation in an automated control environment.
  3. Bibelhausen, Volker; Brand, Andre; Heutger, Henning, Control and data transmission system, process device, and method for redundant process control with decentralized redundancy.
  4. Shimizu, Hirokazu; Machida, Kenichi, Control system of electric actuator and control method thereof.
  5. Zhang, Jun, Data processing unit and data processing apparatus using data processing unit.
  6. Freydel,Lev R.; Ida,Nathan, Dual/triple redundant computer system.
  7. De Araujo, Daniel F.; Richards, Paul M.; Rinaldi, Brian A.; Sorenson, Todd C., Failure isolation in a communication system.
  8. Yeh, Ying Chin, High integrity and availability multi-channel systems.
  9. Suzuki, Katsuyuki, Initializing/diagnosing system in on-chip multiprocessor system.
  10. Baumann,Dietmar; Hofmann,Dirk; Vollert,Herbert; Nagel,Willi; Henke,Andreas; Foitzik,Bertram; Goetzelmann,Bernd, Method and device for monitoring a distributed system.
  11. Howell,Mark N.; Mishra,Pradyumna K., Method for synchronization of a controller.
  12. Millsap,Scott A.; Amberkar,Sanket S.; A'Dmbrosio,Joseph G., Method for synchronizing data utilized in redundant, closed loop control systems.
  13. Alley, Daniel Milton, Methods and systems for current output mode configuration of universal input-output modules.
  14. Freydel, Lev, Multiple redundant computer system combining fault diagnostics and majority voting with dissimilar redundancy technology.
  15. Wolfe,Jeffrey M.; Copenhaver,Jason L.; Ramos,Jeremy, Redundant processing architecture for single fault tolerance.
  16. Esch, Rainer; Oster, Viktor, Signal processing device.
  17. Van Dyk, Paul J.; Adamski, Robert S.; Powers, Leslie V.; McCrea-Steele, Robin, System and method for continuous online safety and reliability monitoring.
  18. Van Dyk, Paul J.; Adamski, Robert S.; Powers, Leslie V.; McCrea-Steele, Robin; Barron, David, System and method for continuous online safety and reliability monitoring.
  19. Van Dyk,Paul J.; Adamski,Robert S.; Powers,Les; McCrea Steele,Robin, System and method for continuous online safety and reliability monitoring.
  20. T, Ravi Kumar; Banerjee, Goutam; Pai, Ramesh Brahmavar, System and method for maintaining the health of a control system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트