$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method, system and software for programming reconfigurable hardware 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0127882 (2002-04-23)
발명자 / 주소
  • Ebeling, W. H. Carl
  • Hogenauer, Eugene B.
출원인 / 주소
  • QuickSilver Technology, Inc.
대리인 / 주소
    Gamburd, Nancy R.
인용정보 피인용 횟수 : 90  인용 특허 : 23

초록

The method, system and tangible medium storing computer readable software of the present invention, provide for program constructs, such as commands, declarations, variables, and statements, which have been developed to describe computations for an adaptive computing architecture, rather than provid

대표청구항

The method, system and tangible medium storing computer readable software of the present invention, provide for program constructs, such as commands, declarations, variables, and statements, which have been developed to describe computations for an adaptive computing architecture, rather than provid

이 특허에 인용된 특허 (23)

  1. Willis John Christopher ; Newshutz Robert Neill, Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models.
  2. Greenbaum Jack E. ; Baxter Michael A., Compiling system and method for reconfigurable computing.
  3. Davidson George S. (Albuquerque NM) Grafe Victor G. (Albuquerque NM), Data flow machine for data driven computing.
  4. Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA), Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and.
  5. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
  6. Trimberger Stephen M., Field programmable gate array having programming instructions in the configuration bitstream.
  7. Law Edwin S. ; Buch Kiran B. ; Baxter Glenn A. ; Pang Raymond C., Hardwire logic device emulating an FPGA.
  8. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  9. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  10. Richardson David, Magnetoresistive transducer with four-lead contact.
  11. Master Paul L. ; Hatley William T. ; Scheuermann II Walter J. ; Goodman Margaret J., Method and apparatus for adaptable digital protocol processing.
  12. Cummings Mark R., Method and apparatus for communicating information.
  13. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Method for compiling high level programming languages into an integrated processor with reconfigurable logic.
  14. Guccione Steven A., Method of designing FPGAs for dynamically reconfigurable computing.
  15. Schreiber, Robert S.; Rau, B. Ramakrishna; Gupta, Shail Aditya; Kathail, Vinod K.; Anik, Sadun, Programmatic synthesis of processor element arrays.
  16. Mohamed Moataz Ali, Programming a vector processor and parallel programming of an asymmetric dual multiprocessor comprised of a vector processor and a risc processor.
  17. Ebeling William Henry Carl ; Cronquist Darren Charles ; Franklin Paul David, Reconfigurable computing architecture for providing pipelined data paths.
  18. Trimberger Stephen M., Reprogrammable instruction set accelerator.
  19. Kelleher Brian M. ; Dewey Thomas E., Scalable graphics processor architecture.
  20. Jourdenais Karen C. (Concord MA) Frankel James L. (Lexington MA) Goldhaber Steven N. (Boulder CO) Seamonson Linda J. (Wellesley MA), System and method for compiling a source code supporting data parallel variables.
  21. Iadanza Joseph Andrew (Hinesburg VT), System and method for dynamically reconfiguring a programmable gate array.
  22. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
  23. Athanas Peter ; Bittner ; Jr. Ray A., Worm-hole run-time reconfigurable processor field programmable gate array (FPGA).

이 특허를 인용한 특허 (90)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  16. Pribbernow,Claus, Application specific configurable logic IP.
  17. DeWitt, Jr., Jimmie E.; Levine, Frank E.; Richardson, Christopher M.; Urquhart, Robert J., Autonomic hardware assist for patching code.
  18. Collins,Anthony J.; Schultz,David P.; Jacobson,Neil G.; McGettigan,Edward S.; Fross,Bradley K., Boundary-scan circuit used for analog and digital testing of an integrated circuit.
  19. Beshai, Maged E., Circulating switch.
  20. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  21. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  22. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R., Configuring a multi-processor system.
  23. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  24. Russell, Christopher D.; Traut, Eric P.; Pudipeddi, Ravisankar; Stritzel, Adam D.; Sinha, Suyash, Controlling access to software component state.
  25. Russell, Christopher D.; Traut, Eric P.; Pudipeddi, Ravisankar; Stritzel, Adam D.; Sinha, Suyash, Controlling access to software component state.
  26. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Pineda, Enio Manuel; Richardson, Christopher Michael; Urquhart, Robert John, Counting instruction execution and data accesses.
  27. May,Philip E.; Lucas,Brian G.; Moat,Kent D., Dataflow graph compression for power reduction in a vector processor.
  28. Eker, Johan; Gustafsson, Harald; Yuan, Song, Debugging in a dataflow programming environment.
  29. Williams,Kenneth M; Wang,Albert, Defining instruction extensions in a standard programming language.
  30. Goetting, F. Erich; McGrath, John; Collins, Anthony J., Dynamic reconfiguration of a system monitor (DRPORT).
  31. Johnson, Scott D., Extension adapter.
  32. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  33. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  34. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  35. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  36. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  37. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  38. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  39. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  40. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  41. Stall, Jonathon Michael; Hagenlocher, Curt Oliver; Messerly, John Benjamin; Hugunin, James J., Implementing parallel loops with serial semantics.
  42. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui, Instruction set for efficient bit stream and byte stream I/O.
  43. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek, Long instruction word processing with instruction extensions.
  44. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  45. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  46. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  47. Master, Frederick; Master, Paul, Method and apparatus for a compiler and related components for stream-based computations for a general-purpose, multiple-core system.
  48. Norris,James M.; May,Philip E.; Moat,Kent D.; Essick, IV,Raymond B.; Lucas,Brian G., Method and apparatus for addressing a vector of elements in a partitioned memory using stride, skip and span values.
  49. Yoo, Dong-Hoon; Kim, Hee Seok; Kim, Jeong Wook; Ryu, Soo Jung, Method and apparatus for efficiently processing array operation in computer system.
  50. May,Philip E.; Essick, IV,Raymond B.; Lucas,Brian G.; Moat,Kent D.; Norris,James M., Method and apparatus for elimination of prolog and epilog instructions in a vector processor using data validity tags and sink counters.
  51. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  52. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Method and system for autonomic execution path selection in an application.
  53. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  54. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  55. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  56. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  57. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  58. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  59. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  60. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  61. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  62. May, Philip E.; Moat, Kent Donald; Essick, IV, Raymond B.; Chiricescu, Silviu; Lucas, Brian Geoffrey; Norris, James M.; Schuette, Michael Allen; Saidi, Ali, Method of programming linear graphs for streaming vector computation.
  63. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  64. Jackson, Robert; Perry, Steven, Methods and apparatus for implementing application specific processors.
  65. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  66. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R., Programmable logic configuration for instruction extensions.
  67. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Qualifying collection of performance monitoring events by types of interrupt when interrupt occurs.
  68. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R., Reconfigurable instruction set computing.
  69. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration.
  70. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration--sub-frame access for reconfiguration.
  71. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration-controller.
  72. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration-system monitor interface.
  73. Kyo,Shorin, SIMD instruction sequence generating program, SIMD instruction sequence generating method and apparatus.
  74. Titley, Adam, Safety features for high level design.
  75. Titley, Adam, Safety features for high level design.
  76. May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Lucas,Brian Geoffrey; Norris,James M.; Schuette,Michael Allen; Saidi,Ali, Scheduler of program instructions for streaming vector processor having interconnected functional units.
  77. Master,Paul L.; Watson,John, Storage and delivery of device features.
  78. Lucas,Brian Geoffrey; May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Norris,James M.; Schuette,Michael Allen; Saidi,Ali, Streaming vector processor with reconfigurable interconnection switch.
  79. McColl, William Finlay; Suijlen, Wijnand Johannes, System and methodology for parallel stream processing.
  80. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  81. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  82. Goetting,F. Erich; Jennings,John K.; Collins,Anthony J.; Quinn,Patrick J., System monitor in a programmable logic device.
  83. Goetting,F. Erich; Jennings,John K.; Collins,Anthony J.; Quinn,Patrick J., System monitor in a programmable logic device.
  84. Goetting,F. Erich; Jennings,John K.; Collins,Anthony J.; Quinn,Patrick J., System monitor in a programmable logic device.
  85. Randal, Paul S., Systems and methods for performing streaming checks on data format for UDTs.
  86. Gonzalez, Ricardo E.; Wang, Albert R., Systems and methods for selecting input/output configuration in an integrated circuit.
  87. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard, Systems and methods for software extensible multi-processing.
  88. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  89. Beshai, Maged E., Two-dimensional circulating switch.
  90. Arnold,Jeffrey Mark; Banta,Gareld Howard; Johnson,Scott Daniel; Wang,Albert R., Video processing system with reconfigurable instructions.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로