Graphics display system with video synchronization feature
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04N-007/01
H04N-009/66
H03M-007/00
출원번호
US-0437207
(1999-11-09)
발명자
/ 주소
MacInnis, Alexander G.
Tang, Chengfuh Jeffrey
Xie, Xiaodong
Patterson, James T.
Kranawetter, Greg A.
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Christie, Parker & Hale, LLP
인용정보
피인용 횟수 :
28인용 특허 :
195
초록▼
A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, graphics input and audio input simultaneously. The system includes a video decoder having a chroma-locked sample rate converter. The
A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, graphics input and audio input simultaneously. The system includes a video decoder having a chroma-locked sample rate converter. The chroma-locked sample rate converter converts the samples to those taken at a sample rate that is a multiple of the chroma subcarrier frequency and that is locked to chroma bursts of the analog video signal in a control loop. The video decoder also includes a line-locked sample rate converter that receives samples at a multiple of the chroma subcarrier frequency and converts the samples to samples with a sample frequency that is a multiple of the horizontal line rate of the video input. The line-locked sample rate converter measures the horizontal line rate to an accuracy of a fraction of a pixel and adjusts the sample rate and phase of the line-locked sample rate converter to produce accurate line-locked samples. The time base corrector receives samples at the output of the line-locked sample rate converter and provides samples synchronized to the display clock for reducing undesirable artifacts such as jitter.
대표청구항▼
1. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate, said first sample rate converter comprising: a chroma tracker capable of tracking phase and frequency of chr
1. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate, said first sample rate converter comprising: a chroma tracker capable of tracking phase and frequency of chroma bursts, comparing them against a predetermined pattern and generating an error signal based on the result of the comparison; anda low pass filter for receiving and filtering the error signal from the chroma tracker to generate an adjustment value, wherein the adjustment value is used to adjust the first sample rate or a first down-sampling ratio, which is a ratio between the first sample rate and the first converted rate; a filter for processing at least some of the video samples having the first converted rate; and a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate. 2. The video synchronizing mechanism of claim 1 wherein an output of the second sample rate converter is stored in memory such that an output of the memory can be running at a display clock rate that may differ from the second converted rate.3. The video synchronizing mechanism of claim 1 further comprising a time base corrector for synchronizing an output of the second sample rate converter to a display clock, wherein the display clock runs at a display clock rate that differs from the second converted rate.4. The video synchronizing mechanism of claim 1 further comprising an analog-to-digital converter (ADC) for providing the stream of video samples to the first sample rate converter.5. The video synchronizing mechanism of claim 4 wherein the ADC generates the stream of video samples with the first sample rate that is arbitrary.6. The video synchronizing mechanism of claim 5 wherein the first sample rate is greater than four times the chroma sub-carrier frequency.7. The video synchronizing mechanism of claim 1 wherein the first sample rate is fixed, and the stream of video samples is generated using a free-running input sample clock.8. The video synchronizing mechanism of claim 7 wherein the first sample rate converter comprises a sample rate converter for down-sampling the stream of video samples using the first down-sampling ratio.9. The video synchronizing mechanism of claim 1 wherein the first sample rate is variable, and the adjustment value is used to adjust the first sample rate.10. The video synchronizing mechanism of claim 9 wherein the first sample rate converter comprises a sample rate converter for down-sampling the stream of video samples using the first down-sampling ratio.11. The video synchronizing mechanism of claim 1 wherein the filter for processing at least some of the video samples having the first converted rate includes a comb filter for performing a luma/chroma separation.12. The video synchronizing mechanism of claim 11 wherein the comb filter is an adaptive 2 H comb filter.13. The video synchronizing mechanism of claim 1 wherein the second sample rate converter comprises a sample rate converter module for down-sampling the video samples having the first converted rate.14. The video synchronizing mechanism of claim 1 wherein the first sample rate is fixed, and the stream of video samples is generated using an input sample clock, which is line locked to an analog video input.15. The video synchronizing mechanism of claim 14 wherein the first sample rate converter converts the sampling rate of the stream of video samples from the first sample rate to the first converted rate, which is equal to four times the chroma sub-carrier frequency.16. The video synchronizing mechanism of claim 15 further comprising a comb filter, and the comb filter is used to perform a luma/chroma separation of the samples having the first converted rate into demodulated luma and chroma component video signals.17. The video synchronizing mechanism of claim 16 wherein the second sample rate conv erter down-samples the demodulated luma and chroma component video signals to have the second converted rate.18. The video synchronizing mechanism of claim 17 wherein the second converted rate is 13.5 MHz.19. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate; a filter for processing at least some of the video samples having the first converted rate; and a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate, wherein the first sample rate of the stream of video samples is fixed, and the stream of video samples is generated using a free-running input sample clock, and wherein the first sample rate converter comprises a sample rate converter for down-sampling the stream of video samples, and a chroma tracker for tracking phase and frequency of chroma bursts and comparing them against an expected pattern, and the chroma tracker generates an error signal based on the result of the comparison, and wherein the first sample rate converter further comprises a low pass filter for filtering the error signal of the chroma tracker and providing a first adjustment value to the sample rate converter to adjust a first down-sampling ratio, which is a ratio between the first sample rate and the first converted rate. 20. The video synchronizing mechanism of claim 19, wherein the first down-sampling ratio is 35/(66+epsilon), where epsilon is the first adjustment value.21. The video synchronizing mechanism of claim 20 wherein the first sample rate is 27 MHz.22. The video synchronizing mechanism of claim 21 wherein the first converted rate is equal to four times the chroma sub-carrier frequency.23. The video synchronizing mechanism of claim 22 wherein the four times the chroma sub-carrier frequency is about 14.318 MHz.24. The video synchronizing mechanism of claim 22 wherein the four times the chroma sub-carrier frequency is about 17.72 MHz.25. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate; a filter for processing at least some of the video samples having the first converted rate; and a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate, wherein the first sample rate of the stream of video samples is variable, and wherein the first sample rate converter comprises: a sample rate converter for down-sampling the stream of video samples,a chroma tracker for tracking phase and frequency of chroma bursts and comparing them against an expected pattern, wherein the chroma tracker generates an error signal based on the result of the comparison, anda low pass filter for filtering the error signal of the chroma tracker and generates an output, which is used to adjust the first sample rate.26. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate; a filter for processing at least some of the video samples having the first converted rate; and a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate, wherein the first sample rate of the stream of video samples is variable, and wherein the first sample rate converter comprises a sample rate converter for down-sampling the stream of video samples, and a chroma tracker for tracking phase and frequency of chroma bursts and comparing them against an expected pattern, wherein the chroma tracker generates an error signal based on the result of the comparison, and wherein the first sample rate converter further comprises a low pass filter for filtering the error signal of the chr oma tracker and generates an output, and wherein the first sample rate converter further comprises a voltage controlled oscillator, wherein the first sample rate is an oscillation frequency of the voltage controlled oscillator, and the voltage controlled oscillator receives the output of the low pass filter and uses it to adjust the oscillating frequency. 27. The video synchronizing mechanism of claim 26 wherein a first down-sampling ratio of the sample rate converter is fixed at 35/66.28. The video synchronizing mechanism of claim 27 wherein the first converted rate is equal to four times the chroma sub-carrier frequency.29. The video synchronizing mechanism of claim 28 wherein the four times the chroma sub-carrier frequency is about 14.318 MHz.30. The video synchronizing mechanism of claim 28 wherein the four times the chroma sub-carrier frequency is about 17.72 MHz.31. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples to a first converted rate; a filter for processing at least some of the video samples having the first converted rate; and a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate, wherein the second sample rate converter comprises a sample rate converter module for down-sampling the video samples having the first converted rate, and a horizontal sync tracker for detecting horizontal syncs and counting the number of samples between the horizontal syncs to a sub-sample accuracy, and the horizontal sync tracker provides a second adjustment value to the sample rate converter module to adjust a second down-sampling ratio, which is the ratio between the first converted rate and the second converted rate. 32. The video synchronizing mechanism of claim 31 wherein the second sample rate converter further comprises a YUV scaler for scaling Y, U and V components to the proper amplitudes required by ITU-R BT.601.33. The video synchronizing mechanism of claim 31 wherein the second converted rate is nominally equal to the frequency of a display clock, but the second converted rate is locked to a multiple of a horizontal line rate of the video samples having the first converted rate, and not to the display clock.34. The video synchronizing mechanism of claim 33 wherein the second converted rate is locked to 858 times the horizontal line rate of the video samples having the first converted rate.35. The video synchronizing mechanism of claim 33 wherein the second converted rate is locked to 864 times the horizontal line rate of the video samples having the first converted rate.36. The video synchronizing mechanism of claim 31 wherein the horizontal sync tracker counts the number of samples between two adjacent horizontal syncs to a sub-sample accuracy.37. The video synchronizing mechanism of claim 36 wherein the horizontal sync tracker counts the number of samples between two adjacent horizontal syncs to an accuracy of {fraction (1/16)}thof a sample period.38. The video synchronizing mechanism of claim 36 wherein leading edges of the horizontal syncs are measured to a sub-sample accuracy.39. The video synchronizing mechanism of claim 38 wherein the number of samples with the first converted rate is counted between two adjacent horizontal syncs.40. The video synchronizing mechanism of claim 39 wherein the number of samples with the first converted rate between the two adjacent horizontal syncs include the number of fractional samples derived from measuring the leading edges of the horizontal syncs to the sub-sample accuracy.41. The video synchronizing mechanism of claim 38 wherein the leading edges of the horizontal syncs are measured to a sub-sample accuracy by using interpolation.42. The video synchronizing mechanism of claim 31 wherein the sample rate converter module interpolates the samples by 33 and decimates by 35+(the second adjustment value).43. The vide o synchronizing mechanism of claim 31 wherein the second sample rate converter further comprises a low pass filter, and the low pass filter receives the second adjustment value from the horizontal sync tracker, filters the second adjustment value, and provides the filtered second adjustment value to the sample rate converter module.44. A method of synchronizing video comprising the steps of: converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate, comprising: tracking phase and frequency of chroma bursts;comparing said phase and frequency against a predetermined pattern;generating an error signal based on the result of the comparison;filtering the error signal to generate an adjustment value; andadjusting, using the adjustment value, the first sample rate or a first down-sampling ratio, which is a ratio between the first sample rate and the first converted rate; processing at least some of the video samples having the first converted rate; and converting the sampling rate from the first converted rate to a second converted rate. 45. The method of synchronizing video of claim 44 further comprising the step of converting an input video signals from analog video signals to digital video signals, wherein the digital video signals are generated using an input sample clock.46. The method of synchronizing video of claim 45 wherein the input sample clock is free-running.47. The method of synchronizing video of claim 45 wherein the input sample clock is line locked to the input video signals.48. The method of synchronizing video of claim 46 wherein the input sample clock has a fixed frequency.49. The method of synchronizing video of claim 48 wherein the frequency of the input sample clock is fixed at 27 MHz.50. The method of synchronizing video of claim 46 wherein the frequency of the input sample clock is variable.51. The method of synchronizing video of claim 44 wherein the first converted rate is four times the chroma sub-carrier frequency.52. The method of synchronizing video of claim 44 wherein the step of processing at least some of the video samples having the first converted rate comprises the step of performing a luma/chroma separation.53. The method of synchronizing video of claim 52 wherein the luma/chroma separation is performed using a comb filter.54. The method of synchronizing video of claim 44 further comprising the steps of storing the output of the second sample rate converter in a FIFO, and start outputting the stored output of the second sample rate converter from memory when the FIFO is about half full.55. A method of synchronizing video comprising the steps of: converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate; processing at least some of the video samples having the first converted rate; and converting the sampling rate from the first converted rate to a second converted rate, wherein the step of converting the sampling rate of the stream of video samples from the first sample rate to the first converted rate comprises the steps of tracking phase and frequency of chroma bursts, comparing them against an expected pattern, generating an error signal based on the result of the comparison, low pass filtering the error signal, and providing the filtered error signal as a first adjustment value to a sample rate converter to adjust a first down-sampling ratio, which is the ratio between the first sample rate and the first converted rate. 56. A method of synchronizing video comprising the steps of: converting a sampling rate of a stream of video samples from a first sample rate to a first converted rate; processing at least some of the video samples having the first converted rate; and converting the first converted rate to a second converted rate, wherein the step of converting the sampling rate of the stream of video samples from the first sample rate to the first converted rate com prises the steps of tracking phase and frequency of chroma bursts, comparing them against an expected pattern, and generating an error signal based on the result of the comparison, low pass filtering the error signal, and providing the filtered error signal to a voltage controlled oscillator to adjust the first sample rate. 57. A method of synchronizing video comprising the steps of: converting a sampling rate of a stream of video samples to a first converted rate; processing at least some of the video samples having the first converted rate; and converting the sampling rate from the first converted rate to a second converted rate, wherein the step of converting the first converted rate to the second converted rate comprises the steps of detecting horizontal syncs to a sub-sample accuracy, counting the number of samples between the horizontal syncs, generating a second adjustment value, and using the second adjustment value to adjust a second down-sampling ratio, which is a ratio between the first converted rate and the second converted rate. 58. The method of synchronizing video of claim 57 wherein the step of converting the first converted rate to the second converted rate further comprises the step of low pass filtering the second adjustment value prior to using the second adjustment value to adjust the second down-sampling ratio.59. A video synchronizing mechanism comprising: a first sample rate converter for converting a sampling rate of a stream of video samples to a first converted rate, the first sample rate converter comprising: a chroma tracker for tracking phase and frequency of chroma bursts, comparing them against a predetermined pattern and generating an error signal based on the result of the comparision; anda low pass filter for receiving and filtering the error signal from the chroma tracker to generate an adjustment value, wherein the adjustment value is used to adjust the first sample rate or a first down-sampling ratio, which is a ratio between the first sample rate and the first converted rate; a filter for processing at least some of the video samples having the first converted rate; a second sample rate converter for converting the sampling rate from the first converted rate to a second converted rate; and a time base corrector for synchronizing the output of the second sample rate converter to a display clock, wherein the display clock runs at a display clock rate that differs from the second converted rate, wherein the time base corrector comprises a FIFO for receiving an output of the second sample rate converter as an input and providing an output that is synchronous to the display clock. 60. The video synchronizing mechanism of claim 59 wherein the time base corrector further comprises a time base corrector controller for controlling the FIFO to convert the input with the second converted rate to the output that is synchronous to the display clock.61. The video synchronizing mechanism of claim 60 wherein the time based corrector controller delays vertical syncs from the input by time to fill about half the FIFO with the input.62. The video synchronizing mechanism of claim 61 wherein the time based corrector controller generates timing signals synchronously to the delayed vertical syncs, and the timing signals include horizontal syncs.63. The video synchronizing mechanism of claim 59 wherein the FIFO is filled with the input to approximately one half of its size prior to starting to provide the output.64. The video synchronizing mechanism of claim 59 wherein the FIFO has a size of a horizontal line.65. The video synchronizing mechanism of claim 59 wherein the FIFO has a size larger than a horizontal line.66. The video synchronizing mechanism of claim 59 wherein the FIFO has a size smaller than a horizontal line.67. The video synchronizing mechanism of claim 59 wherein the FIFO is filled with the input to more than half of its size prior to starting providing the output.68. The video synchronizing mechanism of claim 59 wherein the FIFO is filled with the input to less than half of its size prior to starting providing the output.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (195)
Murphy Nicholas J. N.,GBX, 3D graphics object copying with reduced edge artifacts.
Kunkel Gerard ; Krisbergh Harold ; Grosky Aaron ; Lee Jae Hea Edward ; Augenbraun Joseph E., Access system and method for providing interactive access to an information source through a networked distribution syst.
Cooper J. Carl (Monte Sereno CA) Wallen David (San Francisco CA) Vojnovic Mirko (Santa Clara CA) Loveless Howard (Ben Lomond CA), Apparatus and method for synchronizing asynchronous signals.
Drako Dean M. (Los Altos CA) Yu Hsin-Tung A. (Palo Alto CA), Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memor.
Iwase Toshihiro (Nara JPX) Kanekura Hiroshi (Yamatokouriyama JPX), Apparatus for and method of converting a sampling frequency according to a data driven type processing.
Clough Elizabeth A. (Menlo Park CA) Roskowski Steven G. (Sunnyvale CA) Perlman Stephen G. (Mountain View CA) Masterson Anthony D. (Cupertino CA), Apparatus for providing output filtering from a frame buffer storing both video and graphics signals.
Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems.
Bates Cary L. (Rochester MN) Cragun Brian J. (Rochester MN) Donovan Robert J. (Rochester MN) Jaaskelainen William (Oronoco MN) Ryan Jeffrey M. (Byron MN) Striemer Bryan L. (Zumbrota MN), Aural position indicating mechanism for viewable objects.
Childers Jim (Fort Bend TX) Reinecke Peter (Lockhart TX) Takahashi Yutaka (Ushiku JPX) Yamamoto Seiichi (Ibaragi JPX), Circuitry and method for performing two operating instructions during a single clock in a processing device.
Melo Maria L. ; Deschepper Todd ; Wilson Jeffrey T., Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having separate digital and analog system chips for improved performance.
Childers Jim (Fort Bend TX) Takahashi Yutaka (Ushiku JPX), Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively.
Boyce Jill M. (Manalapan NJ) Pearlstein Larry (Newton PA), Digital video decoder for decoding digital high definition and/or digital standard definition television signals.
Alexander G. MacInnis ; Chengfuh Jeffrey Tang ; Xiaodong Xie ; James T. Patterson ; Greg A. Kranawetter, Graphics display system with color look-up table loading mechanism.
MacInnis Alexander G. ; Tang Chengfuh Jeffrey ; Xie Xiaodong ; Patterson James T. ; Kranawetter Greg A., Graphics display system with unified memory architecture.
Michael F. Deering, Graphics system having a super-sampled sample buffer with generation of output pixels using selective adjustment of filtering for reduced artifacts.
Van Hook Timothy J. ; Cheng Howard H. ; DeLaurier Anthony P. ; Gossett Carroll P. ; Moore Robert J. ; Shepard Stephen J. ; Anderson Harold S. ; Princen John ; Doughty Jeffrey C. ; Pooley Nathan F. ; , High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing.
Shibata Hideaki (Osaka JPX) Bannai Tatsushi (Sakai JPX), High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the com.
Lum Sanford S.,CAX ; Chen Keping,CAX ; Wong Samuel L. C.,CAX ; Bennett Dwayne R.,CAX ; Alford Michael A.,CAX, Host CPU independent video processing unit.
Borrel Paul ; Cheng Keh-Shin Fu ; Menon Jai Prakash ; Rossignac Jaroslaw Roman, Hotlinks between an annotation window and graphics window for interactive 3D graphics.
O\Connor Michael (11127 Palos Verdes Dr. Cupertino CA 95014) Nemirovsky Mario D. (5999 W. Walbrook Dr. San Jose CA 95129), Image composition method and apparatus for developing, storing and reproducing image data using absorption, reflection a.
Miyuki Enokida JP; Tadashi Yoshida ; Kunihiro Yamamoto JP, Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results.
Rhodes Kenneth E. (Portland OR) Adams Robert T. (Lake Oswego OR) Janes Sherman (Portland OR) Coelho Rohan G. F. (Hillsboro OR), Integrated graphics and video computer display system.
Fandrianto Jan ; Martin Bryan R. ; Neubauer Doug G. ; Tran Duat H. ; Cressa Matthew D. ; Soemedi Arijanto, Integrated multimedia communications processor and codec.
Crochiere Ronald Eldon (Chatham NJ) Rabiner Lawrence Richard (Berkeley Heights NJ), Interpolation-decimation circuit for increasing or decreasing digital sampling frequency.
Carini Richard P. (Kingston NY) Donnelly James A. (West Hurley NY) Ellis ; Jr. Joseph J. (West Hurley NY) Lanzoni Thomas P. (Kingston NY), Merged data storage panel display.
Jouppi Norman P. ; McCormack Joel J. ; Chang Chun-Fa, Method and apparatus for compositing colors of images with memory constraints for storing pixel data.
Rhodes Ken (Portland OR) Coelho Rohan (Hillsboro OR) Frank Davis (Beaverton OR) Bender Blake (Beaverton OR), Method and apparatus for displaying an image in a windowed environment.
Gough Michael L. (Ben Lomond CA) Venolia Daniel S. (Foster City CA) Gilley Thomas S. (Pleasanton CA) Robbins Greg M. (Cupertino CA) Hansen ; Jr. Daniel J. (Cupertino CA) Oswal Abhay (Fremont CA) Tam , Method and apparatus for displaying an overlay image.
Dilliplane Stephen C. ; Lavelle Gary J. ; Maino James G. ; Selvaggi Richard J. ; Tseng Jack, Method and apparatus for displaying multiple windows on a display monitor.
Allen John Lewis ; Cross Leonard W. ; Munson Bill A. ; Oztaskin Ali S. ; Traylor Roger, Method and apparatus for draining video data from a planarized video buffer.
Mills Karl Scott ; Holmes Jeffrey Michael ; Bonnelycke Mark Emil ; Owen Richard Charles Andrew, Method and apparatus for executing a raster operation in a graphics controller circuit.
Kelley Michael W. (San Mateo CA) Yen Shou-Chern (Sunnyvale CA), Method and apparatus for incremental acceleration of the rendering process utilizing multiple scanline rendering devices.
Garrison John Michael ; Wilson Gale Arthur, Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered li.
Edward H. Frank ; Patrick J. Naughton ; James Arthur Gosling ; John C. Liu, Method and apparatus for presenting information in a display system using transparent windows.
Gough Michael L. ; MacDougald Joseph J. ; Venolia Daniel S. ; Gilley Thomas S. ; Robbins Greg M. ; Hansen ; Jr. Daniel J. ; Oswal Abhay, Method and apparatus for providing translucent images on a computer display.
Chow Paul,CAX ; Mizuyabu Carl K.,CAX ; Swan Philip L.,CAX ; Porter Allen J.C.,CAX ; Wang Chun,CAX, Method and apparatus for storing and displaying video image data in a video graphics system.
Yokota Teppei (Chiba JPX) Aramaki Junichi (Chiba JPX) Kihara Nobuyuki (Tokyo JPX), Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal be.
King Sherman T. (San Francisco CA) Lee Tommy C. (Danville CA) Wang Niantsu (Milpitas CA) Chu Yen-Fah (San Jose CA) Kimura Scott A. (San Jose CA) Hwang Guorjuh T. (Milpitas CA), Multimedia overlay system for graphics and video.
Cottle Temple D. ; Spits Tiemen T., Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor.
Ogrinc Michael A. (San Francisco CA) Card Robert A. (Palo Alto CA) Burns Chris R. (Mountain View CA) Clarke Charles P. (Los Altos CA) Collier Ronda L. (Scotts Valley CA) Collins Kevin M. (San Mateo C, Real time video image processing system.
Slattery William ; Gratacap Regis, Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors.
Anderson ; Jr. Bruce J. ; Lamont Nadine ; Drasner Sharyn L. ; Greenberg Arthur L., Set top terminal for an interactive information distribution system.
Fielder Dennis (Linton GBX) Derbyshire James (Willingham GBX) Gillingham Peter (Kanata CAX) Torrance Randy (Ottawa CAX) O\Connell Cormac (Kanata CAX), Single chip frame buffer and graphics accelerator.
Crinon Regis J. ; Sezan Muhammed Ibrahim, Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes.
Ke Ligang ; Lutz Juergen M., System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data.
Baker Richard T. ; Pipho Randall E., System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions.
Chung Moo-Taek,KRX ; Childers Jim ; Miyaguchi Hiroshi,JPX ; Becker Manfred,DEX, Timing and control circuit and method for a synchronous vector processor.
Washington Emanuel ; Perkins Mike ; Johnson Brian ; How Stephen ; Daines Nolan ; Ayers Tom ; Vertrees Keith, Transport stream decoder/demultiplexer for hierarchically organized audio-video streams.
Abe Keiko,JPX ; Yanase Koji,JPX, Video signal processing device that facilitates editing by producing control information from detected video signal information.
MacInnis, Alexander G.; Tang, Chengfuh Jeffrey; Xie, Xiaodong; Patterson, James T.; Kranawetter, Greg A., Graphics display system with video synchronization feature.
MacInnis,Alexander G.; Tang,Chengfuh Jeffrey; Xie,Xiaodong; Patterson,James T.; Kranawetter,Greg A., Graphics display system with video synchronization feature.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.