A semiconductor device which includes a precision high-K dielectric and formed on a semiconductor substrate and a method of forming the same. The semiconductor device includes at least one dielectric layer having a dielectric constant greater than SiO2. The at least one dielectric layer is deposited
A semiconductor device which includes a precision high-K dielectric and formed on a semiconductor substrate and a method of forming the same. The semiconductor device includes at least one dielectric layer having a dielectric constant greater than SiO2. The at least one dielectric layer is deposited by atomic layer deposition (ALD). The ALD deposited layer has precise uniformity, thickness and abrupt atomic interfaces.
대표청구항▼
1. A method of fabricating a semiconductor device formed on a semiconductor substrate having an active region, the method comprising the steps of: forming a gate dielectric layer on the semiconductor substrate; forming a source and a drain within the active region of the semiconductor substrate
1. A method of fabricating a semiconductor device formed on a semiconductor substrate having an active region, the method comprising the steps of: forming a gate dielectric layer on the semiconductor substrate; forming a source and a drain within the active region of the semiconductor substrate; forming a floating gate on the gate dielectric layer wherein the floating gate defines a channel interposed between the source and drain; forming a control gate above the floating gate; and forming an undoped intergate dielectric layer by atomic layer deposition (ALD) interposed between the floating gate and the control gate, wherein the undoped intergate dielectric layer has a dielectric constant greater than SiO 2.2. The method of claim 1, wherein the undoped intergate dielectric layer is deposited between 10 and 200 angstroms (∠st;) (1 and 20 nm) thick.3. The method of claim 2, wherein the undoped intergate dielectric layer is deposited with precision such that the variation in thickness of the undoped intergate dielectric layer is less than about 0.1 angstroms (∠st;) (0.01 nm) per 200-mm.4. The method of claim 1, further including the step of: forming the gate dielectric layer of one or more of SiO 2, SixNy, SiOxNy, Al2O3, HfO2, ZrO2, Ta2O5, BaTiO3, TiO2, CeO2, BST (Ba1xSrxO3), PZN (PbZnxNb1−xO3) and PST (PbScxTa1−xO3).5. The method of claim 1, further including the step of forming the undoped integrate dielectric layer of one or more of Al2O3, HfO2, ZrO2, Ta2O5, BaTiO3, TiO2, CeO2, BST (Ba1xSrxO3), PZN (PbZnxNb1−xO3) and PST (PbScxTa1−xO3).6. The method according to claim 5, further including the step of: forming the undoped intergate dielectric layer of Al 2O3.7. A method of fabricating a semiconductor device on a semiconductor substrate, the method comprising the steps of: forming at least one undoped dielectric layer having a dielectric constant greater than SiO 2, on a semiconductor substrate, wherein the at least one undoped dielectric layer is deposited by atomic layer deposition (ALD) and is an intergate dielectric layer interposed between a floating gate and a control gate. 8. The method according to claim 7, wherein an intergate dielectric layer material is one or more of Al2O3, HfO2, ZrO2, Ta2O5, BaTiO3, TiO2, CeO2, BST (Ba1xSrxO3), PZN (PbZnxNb1−xO3) and PST (PbScxTa1−xO3).9. The method according to claim 8, wherein the intergate dielectric layer is Al2O3.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (23)
Gurtej Sandhu ; Garo J. Derderian, ALD method to improve surface coverage.
Lee Woo-Hyeong ; Manchanda Lalita, Electronic components with doped metal oxide dielectric materials and a process for making electronic components with do.
Buchanan, Douglas A.; Callegari, Alessandro C.; Gribelyuk, Michael A.; Jamison, Paul C.; Neumayer, Deborah Ann, High mobility FETS using A1203 as a gate oxide.
Ballantine, Arne W.; Buchanan, Douglas A.; Cartier, Eduard A.; Coolbaugh, Douglas D.; Gousev, Evgeni P.; Okorn-Schmidt, Harald F., High-dielectric constant insulators for FEOL capacitors.
Park In-seon,KRX ; Kim Yeong-kwan,KRX ; Lee Sang-in,KRX ; Kim Byung-hee,KRX ; Lee Sang-min,KRX ; Park Chang-soo,KRX, Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature.
Muralidhar Ramachandran ; Madhukar Sucharita ; Jiang Bo ; White Bruce E. ; Samavedam Srikanth B. ; O'Meara David L. ; Sadd Michael Alan, Memory cell and method for programming thereof.
Chudzik, Michael P.; Clevenger, Lawrence; Hsu, Louis L.; Neumayer, Deborah A.; Shepard, Jr., Joseph F., Method of manufacturing high dielectric constant material.
Fengyan Zhang ; Yanjun Ma ; Jer-Shen Maa ; Wei-Wei Zhuang ; Sheng Teng Hsu, Single c-axis PGO thin film on ZrO2 for non-volatile memory applications and methods of making the same.
Chudzik, Michael P.; Henson, Wiliam K.; Jha, Rashmi; Liang, Yue; Ramachandran, Ravikumar; Wise, Richard S., Dual metal and dual dielectric integration for metal high-K FETs.
Kim, Rak Hwan; Lim, Hyun Seok; Cho, Young Joo; Park, In Sun; Lee, Hyeon Deok; Lee, Hyun Suk, Method of forming titanium nitride layer and method of fabricating capacitor using the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.