Use of sic for preventing copper contamination of low-k dielectric layers
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/48
H01L-023/52
H01L-029/40
출원번호
US-0776750
(2001-02-06)
발명자
/ 주소
You, Lu
Hopper, Dawn M.
Pangrle, Suzette K.
출원인 / 주소
Advanced Micro Devices, Inc.
인용정보
피인용 횟수 :
24인용 특허 :
7
초록▼
A semiconductor device includes a first metallization level, a first diffusion barrier layer, a first etch stop layer, a dielectric layer and a via extending through the dielectric layer, the first etch stop layer, and the first diffusion barrier layer. The first diffusion barrier layer is disposed
A semiconductor device includes a first metallization level, a first diffusion barrier layer, a first etch stop layer, a dielectric layer and a via extending through the dielectric layer, the first etch stop layer, and the first diffusion barrier layer. The first diffusion barrier layer is disposed over the first metallization level. The first etch stop layer is disposed over the first diffusion barrier layer, and the dielectric layer is disposed over the first etch stop layer. The via can also have rounded corners. A sidewall diffusion barrier layer can be disposed on sidewalls of the via, and the sidewall diffusion barrier layer is formed from the same material as the first diffusion barrier layer. The first etch stop layer can be formed from silicon carbide. A method of manufacturing the semiconductor device is also disclosed.
대표청구항▼
1. A semiconductor device, comprising:a first metallization level, said first metallization level including a first metal feature;a first diffusion barrier layer, comprising a first material, disposed directly on and contacting said first metallization level;a first etch stop layer, comprising silic
1. A semiconductor device, comprising:a first metallization level, said first metallization level including a first metal feature;a first diffusion barrier layer, comprising a first material, disposed directly on and contacting said first metallization level;a first etch stop layer, comprising silicon carbide, disposed directly on and contacting said first diffusion barrier layer;a dielectric layer disposed over said first etch stop layer;an opening having side surfaces extending through said dielectric layer, said first etch stop layer, and said first diffusion barrier layer to said first metal feature;a sidewall diffusion barrier layer disposed on said side surfaces;a second diffusion barrier layer disposed on and contacting said sidewall diffusion barrier layer with an interface therebetween and on said first metal feature; andmetal within said opening forming a second metal feature,wherein said first material is different from silicon carbide andthe opening extends through the sidewall diffusion barrier layer, wherein said sidewall diffusion barrier layer is formed from the same material as said first diffusion barrier layer. 2. The semiconductor device according to claim 1, wherein said opening is a via opening, a trench, or a dual damascene opening comprising a lower via opening in communication with an upper trench; and wherein said second metal feature comprises a via, a line, or a combination of a lower via in contact with an upper line, respectively. 3. The semiconductor device according to claim 2, wherein said metal and said first metallization level comprise copper (Cu) or a Cu alloy. 4. The semiconductor device according to claim 1, wherein said dielectric layer has a dielectric constant less than about 3.5. 5. The semiconductor device according to claim 1, wherein said first material is silicon nitride. 6. The semiconductor device according to claim 5, wherein the first diffusion barrier layer has a thickness of about 80 angstroms to about 120 angstroms. 7. The semiconductor device according to claim 1, wherein the first etch stop layer has a thickness of about 400 angstroms to about 600 angstroms.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (7)
Trivedi Jigish D. ; Iyer Ravi, Local interconnect comprising titanium nitride barrier layer.
Mei Sheng Zhou SG; John Leonard Sudijono SG; Subhash Gupta SG; Sudipto Ranendra Roy SG; Paul Kwok Keung Ho SG; Yi Xu SG; Simon Chooi SG; Yakub Aliyu SG, Method of manufacturing embedded organic stop layer for dual damascene patterning.
Li Jianxun,SGX ; Zhou Mei Sheng,SGX ; Xu Yi,SGX ; Chooi Simon,SGX, Method to prevent degradation of low dielectric constant material in copper damascene interconnects.
Kyu-hee, Han; Ahn, Sang-hoon; Lee, Jang-hee; Beak, Jong-min; Kim, Kyoung-hee; Park, Byung-lyul; Kim, Byung-hee, Method of forming through silicon via of semiconductor device using low-K dielectric material.
Han, Kyu-hee; Ahn, Sang-hoon; Lee, Jang-hee; Beak, Jong-min; Kim, Kyoung-hee; Park, Byung-Iyul; Kim, Byung-hee, Method of forming through silicon via of semiconductor device using low-k dielectric material.
Bartsch, Christin; Fischer, Daniel; Schaller, Matthias, Method of reducing erosion of a metal cap layer during via patterning in semiconductor devices.
Bartsch, Christin; Fischer, Daniel; Schaller, Matthias, Method of reducing erosion of a metal cap layer during via patterning in semiconductor devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.