An encoder for turbo coded trellis code modulation comprises an encoder data block for storing incoming data, and at least two recursive systematic convolutional encoders, said convolutional encoders being connected to receive data in parallel from said encoder data block. The decoder also employs a
An encoder for turbo coded trellis code modulation comprises an encoder data block for storing incoming data, and at least two recursive systematic convolutional encoders, said convolutional encoders being connected to receive data in parallel from said encoder data block. The decoder also employs a parallel implementation.
대표청구항▼
1. An encoder for turbo coded trellis code modulation comprising an encoder data block for storing incoming data, and at least two parallel recursive systematic convolutional encoders, said recursive systematic convolutional encoders being connected to receive data in parallel from said encoder data
1. An encoder for turbo coded trellis code modulation comprising an encoder data block for storing incoming data, and at least two parallel recursive systematic convolutional encoders, said recursive systematic convolutional encoders being connected to receive data in parallel from said encoder data block, and wherein each said parallel recursive systematic convolutional encoder comprises a first set of adders, each adder connected to receive a plurality of data streams from said encoder block, a second set of adders connected to the outputs of the respective adders of the first set of adders, and delay units for feeding the outputs of said second set of adders to their inputs in a recursive arrangement. 2. An encoder as claimed in claim 1, wherein each said parallel recursive systematic convolutional encoder further comprises a further adder connected to receive the some of said data streams from said encoder block and the outputs of some of said delay units, the output of said further adder providing the output of said recursive systematic convolutional encoders. 3. An encoder as claimed in claim 1, wherein said output represents an error check bit. 4. An encoder as claimed in claim 1, wherein said data streams represent the least significant bits of said encoded data. 5. Decoding apparatus for a turbo coded trellis code modulation signal, comprising a pair of decoders performing forward and backward iteration on an input signal, and interleaver and de-interleaver, said decoders being programmed to first obtain the values γ j (R k , s′, s), where j ( R k , s′, s )=log( Pr ( d k =j, S k =s, R k |S k−1 =s ′))= P j k +P ck ( m )normalize the values γ j (R k , s′, s), wherein all the values γ j (R k , s′, s) are normalized with the same normalization factor so that they are located in the center of dynamic range to permit the use of fixed point implementation;perform forward and backward iteration on the values γ j (R k , s′, s);take a number n of soft input bits, where n is an integer greater than 1;determine the probability values for the possible combinations of said n bits; andperform forward and backward iteration on said input bits in parallel to generate the decoded output. 6. Decoding apparatus as claimed in claim 5, wherein said decoders calculates 2 n probability values and obtains the corresponding error check bit therefrom. 7. Decoding apparatus as claimed in claim 6, wherein each decoder comprises a normalization unit and a unit for performing a log-add operation to perform said iteration. 8. Decoding apparatus as claimed in claim 7, wherein said unit for performing a log-add operation comprises a look-up table and a maximum operation unit. 9. A method of decoding a turbo trellis coded modulation signal comprising:comprising first obtaining the values γ j (R k , s′, s), where j ( R k , s′, s )=log( Pr ( d k =j, S k =s, R k |S k−1 =s ′))= P j k +P ck ( m )normalizing the values γ j (R k , s′, s), wherein all the values γ j (R k , s′, s) are normalized with the same normalization factor so that they are located in the center of dynamic range to permit the use of fixed point implementation:performing forward and backward iteration on the values γ j (R k , s′, s);taking a number n of soft input bits, where n is an integer greater than 1;determining the probability values for the possible combinations of said n bits; andperforming forward and backward iteration on said input bits in parallel to generate the decoded output. 10. A method as claimed in claim 9, wherein in the forward iteration, each state k(α k (s)) is determined by 2 n previous states. 11. A method as claimed in claim 9, wherein n is 3. 12. A method as claimed in claim 11, wherein after performing forward and backward it eration, the soft bit outputs are calculated in two steps as follows:(i) first calculate eight P j k values for j=000, 001, . . . , 111 as P k j =MAX (s, s′) [γ j ( R k , s, s ′)α k−1 ( s ′)β k ( s )](ii) then derive the soft output as the combination of P j 3k values, such as P o 3k ( 0 )=prob( b 3k =0)= P 000 k +P 010 k +P 100 k +P 110 k P o 3k ( 1 )=prob( b 3k =1)= P 001 k +P 011 k +P 101 k +P 111 k P o 3k+1 ( 0 )=prob( b 3k =1)= P 000 k +P 001 k +P 100 k +P 101 k P o 3k+1 ( 1 )=prob( b 3k+1 = 1 )= P 010 k +P 011 k +P 110 k +P 111 k P o 3k+2 ( 0 )=prob( b 3k+2 =0)= P 000 k +P 001 k +P 010 k +P 011 k P o 3k+2 ( 1 )=prob( b 3k+2 =1)= P 100 k +P 101 k +P 110 k +P 111 k . 13. A method as claimed in claim 12, wherein at the last iteration, the soft error check bits arc also outputted as:where γ ck0 (R k , s, s′) and γ ck1 (R k , s, s′) represent the transferring probability from state s′ to s with error check bit (at time 3k+2) being 0 and 1 respectively. 14. A turbo trellis coded modulation signal decoding method, comprising:first obtaining the values γ j (R k , s′, s), where j ( R k , s′, s )=log( Pr ( d k =j, S k =s, R k |S k−1 =s ′))= P j k +P ck ( m )normalizing the values γ j (R k , s′, s), wherein all the values γ j (R k , s′, s) are normalized with the same normalization factor so that they are located in the center of dynamic range to permit the use of fixed point implementation;performing forward and backward iteration on the values γ j (R k , s′, s);taking a number n of soft input bits, where n is an integer greater than 1;determining the probability values for the possible combinations of said n bits; andperforming forward and backward iteration on said input bits in parallel to generate the decoded output.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (15)
Tamotsu Ikeda JP, Apparatus and method for receiving data with bit insertion.
Hladik Stephen Michael ; Van Stralen Nick Andrew ; Fergus Ross John Anderson, High data rate maximum a posteriori decoder for segmented trellis code words.
Van Stralen Nick Andrew ; Ross John Anderson Fergus ; Hladik Stephen Michael ; Itani Abdallah Mahmoud ; Wodnicki Robert Gideon, High-speed turbo decoder.
Ross John Anderson Fergus ; Itani Abdallah Mahmoud ; Van Stralen Nick Andrew ; Hladik Stephen Michael, Maximum A posterior estimator with fast sigma calculator.
Ross John Anderson Fergus ; Hladik Stephen Michael ; Van Stralen Nick Andrew ; Anderson John Bailey, Turbo code decoder with controlled probability estimate feedback.
Hladik Stephen Michael ; Ross John Anderson Fergus ; Van Stralen Nick Andrew, Turbo code decoder with modified systematic symbol transition probabilities.
Van Stralen, Nick Andrew; Hladik, Stephen Michael; Itani, Abdallah Mahmoud; Wodnicki, Robert Gideon; Ross, John Anderson Fergus, Turbo decoder control for use with a programmable interleaver, variable block length, and multiple code rates.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.