[특허]Time-alignment apparatus and method for time-aligning data frames of a plurality of channels in a telecommunication system

Telefonaktiebolaget LM Ericsson (publ)

검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
검색연산자

검색도움말
검색연산자	기능	검색시 예
()	우선순위가 가장 높은 연산자	예1) (나노 (기계 \| machine))
공백	두 개의 검색어(식)을 모두 포함하고 있는 문서 검색	예1) (나노 기계) 예2) 나노 장영실
\|	두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색	예1) (줄기세포 \| 면역) 예2) 줄기세포 \| 장영실
!	NOT 이후에 있는 검색어가 포함된 문서는 제외	예1) (황금 !백금) 예2) !image
*	검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색	예) semi*
""	따옴표 내의 구문과 완전히 일치하는 문서만 검색	예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기

내보내기 페이스북 공유 트위터 공유 카카오톡 공유

Time-alignment apparatus and method for time-aligning data frames of a plurality of channels in a telecommunication system

특허상세정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H04J-003/06 H04L-027/06
미국특허분류(USC)	370/503; 370/342; 375/229; 375/316; 375/341
출원번호	US-0671616 (2000-09-28)
우선권정보	EP-0119011 (1999-09-28)
발명자 / 주소	Pfahler, Jü rgen Jentsch, Peter
출원인 / 주소	Telefonaktiebolaget LM Ericsson (publ)
대리인 / 주소	Nixon & Vanderhye, P.C.
인용정보	피인용 횟수 : 23 인용 특허 : 4

초록
▼

In a telecommunication system where data frames of a plurality of channels (CH 1 ,CH 2 . . . CHn) arrive with respective different time-offsets with respect to a common synchronization clock (WR, R/W, RD, T) of an internal frame structure of a decoder (DEC), three frame memories (RAM 1 , RAM 2 , RAM 3 ) are used for performing a time-alignment of the data frames. The data frames are respectively written to two frame memories (RAM 1 , RAM 2 ) having a read state and a reading of one frame memory (RAM 3 ) is performed beginning with the occurrence of the common synchronization clock (T). A cyclic switching of the read/write state of the frame memories (RAM 1 , RAM 2 , RAM 3 ) is performed, such that always two frame memories (RAM 1 , RAM 2 ) are in a write-state (WR) and one frame memory (RAM 3 ) is in a read-state (RD) The frame memory (RAM 3 ) in the read-state is read out synchronized to the common synchronization clock.

대표
청구항
▼

1. A time-alignment apparatus of a receiver of a telecommunication system for receiving successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising:a) at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories by an input means and a read state in which data is read from said frame memories by an output means; andb) a control unit for cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronisation clock such thatb1) in said first alignment mode said first and second frame memory are in a write state and said third frame memory is in a read state;b2) in said second alignment mode said second and third frame memory are in a write state and said first frame memory is in a read state;b3) in said third alignment mode said third and first frame memory are in a write state and said second frame memory is in a read state;b4) wherein after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode; andb5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock. 2. A time-alignment apparatus according to claim 1, wherein each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined number of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein said input means writes one data frame for each channel into an associated matrix of a frame memory having a write state in the row direction, and wherein a de-interleaving means reads out data from matrices of a frame memory in a read state columnwise time-aligned with each common synchronisation clock. 3. A time-alignment apparatus according to claim 2, wherein said data of said data frames is data from a demodulator/equalizer composed of soft-decision symbols, wherein said soft-decision symbols are stored in memory cells of matrices of said frame memories. 4. A receiver of a telecommunication system comprising one or more time-alignment apparatus according to claim 1. 5. A receiver according to claim 4,wherein said receiver is a CDMA-receiver. 6. A telecommunication system comprising one or more receivers according to claim 4. 7. A telecommunication system according to claim 6,wherein said telecommunication system performs communications using a CDMA technique. 8. A telecommunication system according to claim 6,whereina transmitter codes said data of said data frames according to a convolutional coding technique, wherein said coded data is stored soft-symbolwise in said frame memories in said receivers. 9. A method for time-alignment of successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising the following steps:a) writing data frames into at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories and a read state in which data frames is read from said frame memories; andb) cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronisation clock, whereinb1) in said first alignment mode data frames are written to said first and second frame memory in a write state and data frames are read from said third fram e memory in a read state starting with each common synchronization clock;b2) in said second alignment mode data frames are written to said second and third frame memory in a write state and data frames are read from said first frame memory in a read state starting with each common synchronization clock;b3) in said third alignment mode data frames are written to said third and first frame memory in a write state and data frames are read from said second frame memory in a read state starting with each common synchronization clock; whereinb4) after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode;b5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock. 10. A method according to claim 9,wherein each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined number of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein one data frame for each channel is written into an associated matrix of a frame memory having a write state in the row direction, and wherein data from matrices of a frame memory in a read state is read out columnwise time-aligned with each common synchronisation clocks. 11. A method according to claim 9,wherein said data of said data frames is data from a demodulator/equalizer composed of soft decision symbols, wherein said soft-decision symbols are stored in memory cells of matrices of said memories. 12. A time alignment apparatus of a receiver of a telecommunication system for receiving successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising:a) at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories by an input means and a read state in which data is read from said frame memories by an output means; andb) a control unit for cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronisation clock such thatb1) in said first alignment mode said first and second frame memory are in a write state and said third frame memory is in a read state;b2) in said second alignment mode said second and third frame memory are in a write state and said first frame memory is in a read state;b3) in said third alignment mode said third and first frame memory are in a write state and said second frame memory is in a read state;b4) wherein after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode; andb5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock; and whereinc) each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined number of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein said input means writes one data frame for each channel into an associated matrix of a frame memory having a write state in the row direction, and wherein a de-interleaving means reads out data from matrices of a frame memory in a read state columnwise time-aligned with each common synchronisation clock. 13. A time alignment apparatus of a receiver of a telecommunication system for receiving successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising:a) at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories by an input means and a read state in which data is read from said frame memories by an output means; andb) a control unit for cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronization clock such thatb1) in said first alignment mode said first and second frame memory are in a write state and said third frame memory is in a read state;b2) in said second alignment mode said second and third frame memory are in a write state and said first frame memory is in a read state;b3) in said third alignment mode said third and first frame memory are in a write state and said second frame memory is in a read state;b4) wherein after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode; andb5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock; and whereinc) each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined number of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein said input means writes one data frame for each channel into an associated matrix of a frame memory having a write state in the row direction, and wherein a de-interleaving means reads out data from matrices of a frame memory in a read state columnwise time-aligned with each common synchronisation clock; andd) said data of said data frames is data from a demodulator/equalizer composed of soft-decision symbols, wherein said soft-decision symbols are stored in memory cells of matrices of said frame memories. 14. A method for time-alignment of successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising the following steps;a) writing data frames into at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories and a read state in which data frames is read from said frame memories; andb) cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronisation clock, whereinb1) in said first alignment mode data frames are written to said first and second frame memory in a write state and data frames are read from said third frame memory in a read state starting with each common synchronization clock;b2) in said second alignment mode data frames are written to said second and third frame memory in a write state and data frames are read from said first frame memory in a read state starting with each common synchronization clock;b3) in said third alignment mode data frames are written to said third and first frame memory in a write state and data frames are read from said second frame memory in a read state starting with each common synchronization clock; whereinb4) after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode;b5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock; and whereinc) each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined numbe r of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein one data frame for each channel is written into an associated matrix of a frame memory having a write state in the row direction, and wherein data from matrices of a frame memory in a read state is read out columnwise time-aligned with each common synchronisation clock. 15. A method for time-alignment of successive data frames on a plurality of channels, wherein said respective data frames on said channels are not time-aligned, and for outputting said data frames of all channels time-aligned to a common synchronisation clock, comprising the following steps:a) writing data frames into at least a first, second and third read/write frame memory for respectively storing one data frame of each of said channels, said frame memories each having a write state in which data is written to said frame memories and a read state in which data frames is read from said frame memories; andb) cyclically switching said three frame memories through a first to third alignment mode synchronized to said common synchronisation clock, whereinb1) in said first alignment mode data frames are written to said first and second frame memory in a write state and data frames are read from said third frame memory in a read state starting with each common synchronization clock;b2) in said second alignment mode data frames are written to said second and third frame memory in a write state and data frames are read from said first frame memory in a read state starting with each common synchronization clock;b3) in said third alignment mode data frames are written to said third and first frame memory in a write state and data frames are read from said second frame memory in a read state starting with each common synchronization clock; whereinb4) after each mode switching a newly arriving data frame of any channel is always written to a frame memory which was in a read state in the previous mode;b5) wherein data frames are always read from the frame memory having a read state time-aligned to said common synchronization clock; and whereinc) each frame memory comprises a plurality of matrices respectively associated with a respective channel, said matrices consisting of a predetermined number of columns and rows according to the desired interleaving depth for storing one respective data frame, wherein one data frame for each channel is written into an associated matrix of a frame memory having a write state in the row direction, and wherein data from matrices of a frame memory in a read state is read out columnwise time-aligned with each common synchronisation clock; and whereind) said data of said data frames is data from a demodulator/equalizer composed of soft decision symbols, wherein said soft-decision symbols are stored in memory cells of matrices of said memories.

이 특허에 인용된 특허 (4)

이 특허를 인용한 특허 피인용횟수: 23

IPC 상위 출원인

내보내기

상세정보
내보내기 구분	파일저장 인쇄 메일전송
구성항목	관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	> 총 건의 자료가 검색되었습니다. > 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) > 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. > 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) > 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오 > ~ > Text(ASCII format) Excel format

과학기술 지식인프라 ScienceON

ScienceON Chatbot

연합인증

특허 상세정보

Time-alignment apparatus and method for time-aligning data frames of a plurality of channels in a telecommunication system

초록
▼

대표
청구항
▼

이 특허에 인용된 특허 (4)

이 특허를 인용한 특허 피인용횟수: 23

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

ScienceON Chatbot

연합인증

특허 상세정보

Time-alignment apparatus and method for time-aligning data frames of a plurality of channels in a telecommunication system

초록 ▼

대표청구항 ▼

이 특허에 인용된 특허 (4)

이 특허를 인용한 특허 피인용횟수: 23

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

초록
▼

대표
청구항
▼