Method of manufacturing a semiconductor device having lightly-doped drain (LDD) regions
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/336
H01L-021/84
출원번호
US-0922363
(1997-09-03)
우선권정보
JP-0186264 (1994-07-14); JP-0195843 (1994-07-26)
발명자
/ 주소
Zhang, Hongyong
Takemura, Yasuhiko
Konuma, Toshimitsu
Ohnuma, Hideto
Yamaguchi, Naoaki
Suzawa, Hideomi
Uochi, Hideki
출원인 / 주소
Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
Robinson Eric J.
인용정보
피인용 횟수 :
52인용 특허 :
34
초록▼
There is provided a method by which lightly doped drain (LDD) regions can be formed easily and at good yields in source/drain regions in thin film transistors possessing gate electrodes covered with an oxide covering. A lightly doped drain (LDD) region is formed by introducing an impurity into an is
There is provided a method by which lightly doped drain (LDD) regions can be formed easily and at good yields in source/drain regions in thin film transistors possessing gate electrodes covered with an oxide covering. A lightly doped drain (LDD) region is formed by introducing an impurity into an island-shaped silicon film in a self-aligning manner, with a gate electrode serving as a mask. First, low-concentration impurity regions are formed in the island-shaped silicon film by using rotation-tilt ion implantation to effect ion doping from an oblique direction relative to the substrate. Low-concentration impurity regions are also formed below the gate electrode at this time. After that, an impurity at a high concentration is introduced normally to the substrate, so forming high-concentration impurity regions. In the above process, a low-concentration impurity region remains below the gate electrode and constitutes a lightly doped drain region.
대표청구항▼
1. A method of manufacturing a semiconductor device,said semiconductor device including at least a first n-channel thin film transistor and a second n-channel thin film transistor,said method comprising the steps of:forming first and second crystalline semiconductor films on an insulating surface;fo
1. A method of manufacturing a semiconductor device,said semiconductor device including at least a first n-channel thin film transistor and a second n-channel thin film transistor,said method comprising the steps of:forming first and second crystalline semiconductor films on an insulating surface;forming a gate insulating film on the first and second crystalline semiconductor films;forming a first gate electrode over the first crystalline semiconductor film and a second gate electrode over the second crystalline semiconductor film;doping an n-type impurity ion at a first dose into a portion of the first crystalline semiconductor film in an oblique direction with respect to the insulating surface;doping the n-type impurity ion at a second dose higher than the first dose into each of the first and second crystalline semiconductor films simultaneously in a vertical direction with respect to the insulating surface,wherein a first source region, a low concentration impurity region contiguous to the first source region, a first channel region, a first drain region and an LDD region contiguous to the first drain region are formed in the first semiconductor film,wherein a second source region, a second channel region and a second drain region are formed in the second semiconductor film, and each of the second source and drain regions is in contact with the second channel region,wherein a concentration of the n-type impurity ion in each of the low concentration impurity region and the LDD region is lower than that in each of the first source and drain regions,wherein each of the low concentration impurity region and the LDD region has a first region overlapped with the first gate electrode and a second region not overlapped with the first gate electrode,wherein each of the second source and drain regions is not overlapped with the second gate electrode,wherein each of the low concentration region and the LDD region of the first crystalline semiconductor film has a first length at a surface in contact with the gate insulating film and a second length at a surface in contact with the insulating surface,wherein the first length is longer than the second length. 2. A method of claim 1,wherein the first and second gate electrodes comprises a material selected from crystalline silicon doped with phosphorus, tantalum, titanium and aluminum. 3. A method according to claim 1,wherein the doping with the low dose is carried out while rotating the insulating surface with a rotational axis,wherein the rotational axis has a fixed angle with respect to an acceleration direction of the n-type impurity ion. 4. A method according to claim 1,wherein the first and second thin film transistors are used for an active matrix type liquid crystal display. 5. A method of manufacturing an active matrix device,said active matrix device including:a first thin film transistor used for a driver circuit formed on a first portion of an insulating surface, anda second thin film transistor used for an active matrix circuit formed on a second portion of the insulating surface,said method comprising the steps of:forming a first crystalline semiconductor film on the first portion and a second crystalline semiconductor film on the second portion;forming a gate insulating film on the first and second crystalline semiconductor films;forming first gate electrode over the first crystalline semiconductor film and a second gate electrode over the second crystalline semiconductor film;doping a first impurity ion of p-type or n-type at a first dose only into a portion of the first crystalline semiconductor film in an oblique direction with respect to the insulating surface;doping the first impurity ion at a second dose higher than the first dose only into a portion of the first crystalline semiconductor film in a vertical direction with respect to the insulating surface, thereby forming a pair of first impurity regions in the first crystalline semiconductor film;wherein a first so urce region, a low concentration impurity region contiguous to the first source region, a first channel region, a first drain region and an LDD region contiguous to the first drain region are formed in the first semiconductor film;doping a second impurity ion of p-type or n-type only into a portion the second crystalline semiconductor film in a vertical direction with respect to the insulating surface;wherein a second source region, a second channel region and a second drain region are formed in the second semiconductor film, and each of the second source and drain regions is in contact with the second channel region,wherein a concentration of the first impurity ions in each of the low concentration impurity region and the LDD region is lower than that in each of the first source and drain regions,wherein each of the low concentration impurity region and the LDD region has a first region overlapped with the first gate electrode and a second region not overlapped with the first gate electrode,wherein each of the second source and drain regions is not overlapped with the second gate electrode,wherein each of the low concentration impurity region and the LDD region of the first crystalline semiconductor film has a first length at a surface in contact with the gate insulating film and a second length at a surface in contact with the insulating surface,wherein the first length is longer than the second length. 6. A method according to claim 5,wherein the doping with the low dose is carried out while rotating the insulating surface with a rotational axis,wherein the rotational axis has a fixed angle with respect to an acceleration direction of the first impurity ion. 7. A method according to claim 5,wherein the first thin film transistor and the second thin film transistor are used for an active matrix type liquid crystal display. 8. A method according to claim 5,wherein the first and second gate electrodes comprise a material selected from crystalline silicon doped with phosphorus, tantalum, titanium and aluminum. 9. A method according to claim 5 wherein the high dose is 1×10 14 through 5×10 15 atoms/cm 2 and the low dose is 1×10 13 through 5×10 14 atoms/cm 2 . 10. A method of manufacturing a semiconductor device including at least a first p-channel thin film transistor and a second p-channel thin film transistor,said method comprising the steps of:forming first and second crystalline semiconductor films on an insulating surface;forming a gate insulating film on the first and second crystalline semiconductor films;forming a first gate electrode over the first crystalline semiconductor film and a second gate electrode over the second crystalline semiconductor film;doping a p-type impurity ion at a first dose into a portion of the first crystalline semiconductor film in an oblique direction with respect to the insulating surface;doping the p-type impurity ion at a second dose higher than the first dose into each of the first and second crystalline semiconductor films simultaneously in a vertical direction with respect to the insulating surface,wherein a first source region, a low concentration impurity region contiguous to the first source region, a first channel region, a first drain region and an LDD region contiguous to the first drain region are formed in the first semiconductor film,wherein a second source region, a second channel region and a second drain region are formed in the second semiconductor film, and each of the second source and drain regions is in contact with the second channel region,wherein a concentration of the p-type impurity ion in each of the low concentration impurity region and the LDD region is lower than that in each of the first source and drain regions,wherein each of the low concentration impurity region and the LDD region has a first region overlapped with the first gate electrode and a second region not overlapped with the first gate electrode,wherein each of the second sou rce and drain regions is not overlapped with the second gate electrode,wherein each of the low concentration impurity region and the LDD region of the first crystalline semiconductor film has a first length at a surface in contact with the gate insulating film and a second length at a surface in contact with the insulating surface,wherein the first length is longer than the second length. 11. A method according to claim 10,wherein the doping with the low dose is carried out while rotating the insulating surface with a rotational axis,wherein the rotational axis has a fixed angle with respect to an acceleration direction of the p-type impurity ion. 12. A method according to claim 10,wherein the first and second thin film transistors are used for an active matrix type liquid crystal display. 13. A method according to claim 10,wherein the first and second gate electrodes comprise a material selected from crystalline silicon doped with phosphorus, tantalum, titanium and aluminum. 14. A method according to claim 10,wherein the high dose is 1×10 14 through 5×10 15 atoms/cm 2 and the low dose is 1×10 13 through 5×10 14 atoms/cm 2 .
Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
Yamazaki Shunpei,JPX ; Zhang Hongyong,JPX ; Takemura Yasuhiko,JPX, Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
Liu Gang (State College PA) Kakkad Ramesh H. (State College PA) Fonash Stephen J. (State College PA), Low temperature crystallization and pattering of amorphous silicon films.
Fonash Stephen J. (State College PA) Liu Gang (Sunnyvale CA), Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates.
Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX, Method of manufacturing an insulated gate field effect semiconductor device having an offset region and/or lightly doped.
Yamazaki, Shunpei; Isobe, Atsuo; Yamaguchi, Tetsuji; Godo, Hiromichi, Method for manufacturing a thin film transistor including forming impurity regions by diagonal doping.
Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a second organic film over a third insulating film wherein the second organic film overlaps with a channel formation region and a second conductive film.
Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a second organic film over a third insulating film wherein the second organic film overlaps with a channel formation region and a second conductive film.
Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a spacer wherein the spacer has an opening through which a pixel electrode is connected to a first transistor.
Takayama, Toru; Sato, Keiji; Yamazaki, Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.