$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of manufacturing a semiconductor device having lightly-doped drain (LDD) regions 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/336
  • H01L-021/84
출원번호 US-0922363 (1997-09-03)
우선권정보 JP-0186264 (1994-07-14); JP-0195843 (1994-07-26)
발명자 / 주소
  • Zhang, Hongyong
  • Takemura, Yasuhiko
  • Konuma, Toshimitsu
  • Ohnuma, Hideto
  • Yamaguchi, Naoaki
  • Suzawa, Hideomi
  • Uochi, Hideki
출원인 / 주소
  • Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
    Robinson Eric J.
인용정보 피인용 횟수 : 52  인용 특허 : 34

초록

There is provided a method by which lightly doped drain (LDD) regions can be formed easily and at good yields in source/drain regions in thin film transistors possessing gate electrodes covered with an oxide covering. A lightly doped drain (LDD) region is formed by introducing an impurity into an is

대표청구항

1. A method of manufacturing a semiconductor device,said semiconductor device including at least a first n-channel thin film transistor and a second n-channel thin film transistor,said method comprising the steps of:forming first and second crystalline semiconductor films on an insulating surface;fo

이 특허에 인용된 특허 (34)

  1. Kobayashi Kazuhiro,JPX ; Masutani Yuichi,JPX ; Murai Hiroyuki,JPX, Active-matrix liquid crystal display and fabrication method thereof.
  2. Chien Sun-Chieh (Hsin-Chu TWX) Wu Tzong-Shien (Hsin-Chu TWX), Blanket N-LDD implantation for sub-micron MOS device manufacturing.
  3. Hiroki Masaaki (Kanagawa JPX) Mase Akira (Kanagawa JPX), Electro-optic device having pairs of complementary transistors.
  4. Adan Alberto Oscar,JPX ; Kaneko Seiji,JPX, Field effect transistor and CMOS element having dopant exponentially graded in channel.
  5. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX), Gradation method for driving liquid crystal device with ramp and select signal.
  6. Merchant Steven L., High-voltage lateral MOSFET SOI device having a semiconductor linkup region.
  7. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX, Insulated gate field effect semiconductor devices.
  8. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
  9. Yamazaki Shunpei,JPX ; Zhang Hongyong,JPX ; Takemura Yasuhiko,JPX, Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
  10. Liu Gang (State College PA) Kakkad Ramesh H. (State College PA) Fonash Stephen J. (State College PA), Low temperature crystallization and pattering of amorphous silicon films.
  11. Fonash Stephen J. (State College PA) Liu Gang (Sunnyvale CA), Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates.
  12. Chang Kuang-Yeh ; Rao Ramachandr A., Low voltage CMOS process and device with individually adjustable LDD spacers.
  13. Watabe Kiyoto (Hyogo JPX) Mitsui Katsuyoshi (Hyogo JPX) Inuishi Masahide (Hyogo JPX), MIS device having lightly doped drain structure.
  14. Kim In (Seoul KRX), Method for fabricating thin film transistor.
  15. Wang Chih-Hsien,TWX ; Chen Min-Liang,TWX, Method for forming LDD CMOS using double spacers and large-tilt-angle ion implantation.
  16. Wang Chih-Hsien,TWX ; Chen Min-Liang,TWX, Method for forming LDD CMOS using double spacers and large-tilt-angle ion implantation.
  17. Wang Chih-Hsien (Hsinchu TWX), Method for forming LDD CMOS with oblique implantation.
  18. Codama Mitsufumi (Kanagawa JPX), Method for forming a MOS transistor and structure thereof.
  19. Yamazaki Shunpei (Tokyo JPX) Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX) Adachi Hiroki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method for forming thin film transistor.
  20. Goto Yoshiro (Tokyo JPX), Method for manufacturing LDD type MIS device.
  21. Shimizu Masahiro (Hyogo JPX) Mitsui Katsuyoshi (Hyogo JPX) Yama Yomiyuki (Hyogo JPX) Yasunaga Masatoshi (Hyogo JPX), Method of fabricating semiconductor device having sidewall spacers and oblique implantation.
  22. Iwai Hidetoshi (Ohme JPX) Mitsusada Kazumichi (Kodaira JPX) Ishihara Masamichi (Minode-machi JPX) Matsumoto Tetsuro (Higashiyamato JPX) Miyazawa Kazuyuki (Iruma JPX) Katto Hisao (Minode-machi JPX) Ok, Method of fabrication of semiconductor integrated circuit device.
  23. Hsu Ching-Hsiang (Hsinchu TWX) Liang Mong-Song (Hsinchu TWX), Method of making a body contacted SOI MOSFET.
  24. Kadosh Daniel (Austin TX) Gardner Mark I. (Cedar Creek TX), Method of making asymmetrical N-channel and P-channel devices.
  25. Watabe Kiyoto (Hyogo JPX) Mitsui Katsuyoshi (Hyogo JPX) Inuishi Masahide (Hyogo JPX), Method of manufacturing an MIS device having lightly doped drain structure and conductive sidewall spacers.
  26. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX, Method of manufacturing an insulated gate field effect semiconductor device having an offset region and/or lightly doped.
  27. Kimura Masatoshi,JPX ; Ohno Takio,JPX, Method of maufacturing field effect transistor.
  28. Katada Mitsutaka (Kariya JPX) Muramoto Hidetoshi (Nagoya JPX) Fuzino Seizi (Toyota JPX) Hattori Tadashi (Okazaki JPX) Abe Katsunori (Obu JPX), Process for fabricating a complementary MIS transistor.
  29. Kodama Noriaki (Tokyo JPX), Process of fabricating floating gate type field effect transistor having drain region gently varied in impurity profile.
  30. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hamatani Toshiji (Kanagawa JPX), Semiconductor device with oxide layer.
  31. Hongyong Zhang JP; Akira Takenouchi JP; Hideomi Suzawa JP, Semiconductor integrated circuit and method for forming the same.
  32. Hongyong Zhang JP; Akira Takenouchi JP; Hideomi Suzawa JP, Semiconductor integrated circuit and method for forming the same.
  33. Blake Terence G. W. (Dallas TX), Silicon-on-insulator transistor with body node to source node connection.
  34. Chou Jih W. (Hsinchu TWX) Ko Joe (Hsinchu TWX) Chang Chun Y. (Hsinchu TWX), Surface counter-doped N-LDD for high hot carrier reliability.

이 특허를 인용한 특허 (52)

  1. Zhang, Hongyong; Takemura, Yasuhiko; Konuma, Toshimitsu; Ohnuma, Hideto; Yamaguchi, Naoaki; Suzawa, Hideomi; Uochi, Hideki, Display device.
  2. Hamada, Takashi; Arai, Yasuyuki, Display device having driver TFTs and pixel TFTs formed on the same substrate.
  3. Yamazaki, Shunpei; Konuma, Toshimitsu; Koyama, Jun; Inukai, Kazutaka; Mizukami, Mayumi, Display device using light-emitting element.
  4. Inukai,Kazutaka; Koyama,Jun, EL display device and electronic apparatus.
  5. Yamazaki, Shunpei; Konuma, Toshimitsu; Koyama, Jun; Inukai, Kazutaka; Mizukami, Mayumi, Electronic device.
  6. Yamauchi, Yukio; Fukunaga, Takeshi, Electronic device and electronic apparatus.
  7. Yamauchi, Yukio; Fukunaga, Takeshi, Electronic device and electronic apparatus.
  8. Yamauchi, Yukio; Fukunaga, Takeshi, Electronic device and electronic apparatus.
  9. Yamauchi, Yukio; Fukunaga, Takeshi, Electronic device and electronic apparatus.
  10. Yamauchi,Yukio; Fukunaga,Takeshi, Electronic device and electronic apparatus.
  11. Yamazaki,Shunpei; Adachi,Hiroki, Ferroelectric liquid crystal and goggle type display devices.
  12. Yamazaki, Shunpei; Adachi, Hiroki, Ferroelectric liquid crystal display device comprising gate-overlapped lightly doped drain structure.
  13. Yamazaki, Shunpei; Isobe, Atsuo; Yamaguchi, Tetsuji; Godo, Hiromichi, Method for manufacturing a thin film transistor including forming impurity regions by diagonal doping.
  14. Moriwaki, Minoru, Method for manufacturing electro-optic device substrate with titanium silicide regions formed within.
  15. Sekiguchi, Keiichi, Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device.
  16. Yamazaki, Shunpei, Method of fabricating a semiconductor device.
  17. Yamazaki, Shunpei, Method of fabricating a semiconductor device.
  18. Yamazaki, Shunpei, Method of fabricating a semiconductor device.
  19. Yamazaki,Shunpei, Method of fabricating a semiconductor device by doping impurity element into a semiconductor layer through a gate electrode.
  20. Hamada, Takashi; Arai, Yasuyuki, Method of manufacturing a semiconductor device.
  21. Hamada, Takashi; Arai, Yasuyuki, Method of manufacturing a semiconductor device.
  22. Yamazaki,Shunpei; Isobe,Atsuo; Yamaguchi,Tetsuji; Godo,Hiromichi, Method of manufacturing thin film semiconductor device.
  23. Lu, An-Hsu, Pixel structure.
  24. Yamazaki, Shunpei, Semiconductor device.
  25. Yamazaki, Shunpei, Semiconductor device.
  26. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito; Ohnuma, Hideto, Semiconductor device and fabrication method thereof.
  27. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito; Ohnuma, Hideto, Semiconductor device and fabrication method thereof.
  28. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito; Ohnuma, Hideto, Semiconductor device and fabrication method thereof.
  29. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito; Ohnuma, Hideto, Semiconductor device and fabrication method thereof.
  30. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito; Ohnuma, Hideto, Semiconductor device and fabrication method thereof.
  31. Yamazaki,Shunpei; Suzawa,Hideomi; Ono,Koji; Arai,Yasuyuki, Semiconductor device and manufacturing method thereof.
  32. Hayakawa, Masahiko; Sakama, Mitsunori; Toriumi, Satoshi, Semiconductor device and method for manufacturing the same.
  33. Hayakawa, Masahiko; Sakama, Mitsunori; Toriumi, Satoshi, Semiconductor device and method for manufacturing the same.
  34. Hayakawa, Masahiko; Sakama, Mitsunori; Toriumi, Satoshi, Semiconductor device and method for manufacturing the same.
  35. Hayakawa, Masahiko; Sakama, Mitsunori; Toriumi, Satoshi, Semiconductor device and method for manufacturing the same.
  36. Hayakawa, Masahiko; Sakama, Mitsunori; Toriumi, Satoshi, Semiconductor device and method for manufacturing the same.
  37. Sekiguchi, Keiichi; Koezuka, Junichi; Arai, Yasuyuki; Yamazaki, Shunpei, Semiconductor device and method for manufacturing the same.
  38. Sekiguchi, Keiichi; Koezuka, Junichi; Arai, Yasuyuki; Yamazaki, Shunpei, Semiconductor device and method for manufacturing the same.
  39. Yamazaki,Shunpei; Koyama,Jun, Semiconductor device and method of fabricating the same.
  40. Zhang, Hongyong; Takemura, Yasuhiko; Konuma, Toshimitsu; Ohnuma, Hideto; Yamaguchi, Naoaki; Suzawa, Hideomi; Uochi, Hideki, Semiconductor device and method of manufacture thereof.
  41. Zhang,Hongyong; Takemura,Yasuhiko; Konuma,Toshimitsu; Ohnuma,Hideto; Yamaguchi,Naoaki; Suzawa,Hideomi; Uochi,Hideki, Semiconductor device and method of manufacture thereof.
  42. Yamazaki, Shunpei; Adachi, Hiroki, Semiconductor device and method of manufacturing the same.
  43. Yamazaki,Shunpei; Adachi,Hiroki, Semiconductor device and method of manufacturing the same.
  44. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device and method of manufacturing therefor.
  45. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a second organic film over a third insulating film wherein the second organic film overlaps with a channel formation region and a second conductive film.
  46. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a second organic film over a third insulating film wherein the second organic film overlaps with a channel formation region and a second conductive film.
  47. Yamazaki, Shunpei; Murakami, Satoshi; Koyama, Jun; Tanaka, Yukio; Kitakado, Hidehito, Semiconductor device comprising a spacer wherein the spacer has an opening through which a pixel electrode is connected to a first transistor.
  48. Yamazaki,Shunpei, Semiconductor device comprising thin film transistor comprising conductive film having tapered edge.
  49. Hamada, Takashi; Arai, Yasuyuki, Semiconductor device including a conductive film having a tapered shape.
  50. Yamazaki, Shunpei, Semiconductor device with tapered gates.
  51. Yamazaki, Shunpei; Miyanaga, Akiharu; Koyama, Jun; Fukunaga, Takeshi, Thin film semiconductor device and its manufacturing method.
  52. Takayama, Toru; Sato, Keiji; Yamazaki, Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로