A radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receive
A radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.
대표청구항▼
1. An apparatus for determining when frequency lock occurs relative to a desired frequency, the apparatus comprising:a phase lock loop including a voltage controlled oscillator configured to oscillate at a frequency which varies depending on a voltage applied to the voltage controlled oscillator;cir
1. An apparatus for determining when frequency lock occurs relative to a desired frequency, the apparatus comprising:a phase lock loop including a voltage controlled oscillator configured to oscillate at a frequency which varies depending on a voltage applied to the voltage controlled oscillator;circuitry configured to apply the voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;first circuitry configured to increase the voltage applied to the voltage controlled oscillator using one or more steps of a first size;said first circuitry configured to further increase the voltage applied to the voltage controlled oscillator using one or more steps of a second size smaller than the first size;second circuitry configured to decrease the voltage applied to the voltage controlled oscillator using one or more steps of a third size smaller than the first size;said second circuitry configured to further increase the voltage applied to the voltage controlled oscillator after decreasing the voltage; andsaid first circuitry configured to further provide a signal indicating that lock has occurred in response to the increase. 2. An apparatus for determining when frequency lock occurs relative to a desired frequency in accordance with claim 1 wherein the voltage controlled oscillator has a control node, and wherein the voltage controlled oscillator oscillates at a frequency responsive to the voltage applied to the control node. 3. A method of determining when frequency lock occurs relative to a desired frequency, the method comprising:providing a phase lock loop including a voltage controlled oscillator configured to oscillate at a frequency which varies responsive to a voltage applied to the voltage controlled oscillator;applying the voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;increasing the voltage applied to the voltage controlled oscillator using one or more steps of a first size;decreasing the voltage applied to the voltage controlled oscillator using one or more steps of a second size smaller than the first size;increasing the voltage applied to the voltage controlled oscillator after the decreasing and indicating that lock has occurred. 4. An apparatus for determining when frequency lock occurs relative to a desired frequency, the apparatus comprising:a phase lock loop including a voltage controlled oscillator configured to oscillate at a frequency which varies responsive to a voltage applied to the voltage controlled oscillator;means for applying the voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;means for increasing the voltage applied to the voltage controlled oscillator using one or more steps of a first size;means for decreasing the voltage applied to the voltage controlled oscillator using one or more steps of a second size smaller than the first size;means for increasing the voltage applied to the voltage controlled oscillator after the decreasing and means for indicating that lock has occurred responsive to the increasing after the decreasing. 5. A method of determining when a phase lock loop achieves frequency lock relative to a desired frequency, the phase lock loop including a voltage controlled oscillator having a control node and oscillating at a frequency responsive to the voltage applied to the control node, the method comprising:adjusting the voltage on the control node in a first direction beyond the voltage that results in a lock;subsequent to the adjusting in the first direction, adjusting the voltage on the control node in a second direction, opposite the first direction, overshooting the voltage that results in a lock;subsequent to the adjusting in the second direction, adjusting the voltage on the control node in the first direction; andproviding a signal, indicating that frequency lock has been achieved, in respons e to the adjusting in the first direction after the adjusting in the second direction. 6. A method in accordance with claim 5 wherein the first mentioned adjusting in the first direction comprises using steps. 7. A method in accordance with claim 6 wherein the adjusting in the second direction using steps smaller than the steps used in the first adjusting. 8. A method of determining when frequency lock occurs relative to a desired frequency, the method comprising:providing a phase lock loop including a voltage controlled oscillator that oscillates at a frequency responsive to voltage applied to the voltage controlled oscillator;applying a voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;first increasing the voltage applied to the voltage controlled oscillator using one or more steps of a first size;second increasing the voltage applied to the voltage controlled oscillator using one or more steps of a second size smaller than the first size, beyond the voltage appropriate for a lock;decreasing the voltage applied to the voltage controlled oscillator, after the second increasing, using one or more steps of a third size smaller than the first size beyond the voltage appropriate for a lock;increasing the voltage applied to the voltage controlled oscillator after the decreasing and providing a signal indicating that lock has occurred. 9. A method in accordance with claim 8 wherein the phase lock loop tracks a timing signal. 10. A method in accordance with claim 8 wherein the voltage controlled oscillator has a control node, and wherein the voltage controlled oscillator oscillates at a frequency responsive to the voltage applied to the control node. 11. A method of determining when a phase lock loop achieves frequency lock relative to a desired frequency, the phase lock loop including a voltage controlled oscillator having a control node and oscillating at a frequency responsive to the voltage applied to the control node, the method comprising:increasing the voltage applied to the control node to a voltage above the voltage that results in the phase lock loop tracking the desired frequency;decreasing the voltage applied to the control node to a voltage below the voltage that results in the phase lock loop tracking the desired frequency; andincreasing the voltage applied to the control node and indicating that frequency lock has been achieved in response to the increasing after the decreasing. 12. A method in accordance with claim 11 wherein the first mentioned increasing of the voltage applied to the control node comprises increasing in steps the voltage applied to the control node. 13. A method in accordance with claim 12 wherein the decreasing of the voltage applied to the control node comprises decreasing the voltage applied to the control node using steps smaller than the steps used in the first mentioned increasing of the voltage applied to the control node. 14. A method in accordance with claim 12 wherein the second mentioned increasing of the voltage applied to the control node comprises increasing the voltage applied to the control node using a step smaller than the steps used in the first mentioned increasing of the voltage applied to the control node. 15. A method of determining when frequency lock occurs relative to a desired frequency, in a communication system, the method comprising:receiving a reference timing signal via radio frequency;providing a phase lock loop including a voltage controlled oscillator that oscillates at a frequency responsive to voltage applied to the voltage controlled oscillator, the phase lock loop being configured to track the reference timing signal;applying a voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;first increasing the voltage applied to the voltage controlled oscillator using one or more steps of a first size;second increasing the voltage applied to the voltage controlled oscillator using one or more steps of a second size smaller than the first size, beyond the voltage appropriate for a lock;decreasing the voltage applied to the voltage controlled oscillator, after the second increasing, using one or more steps of a third size smaller than the first size beyond the voltage appropriate for a lock;increasing the voltage applied to the voltage controlled oscillator after the decreasing and providing a signal indicating that lock has occurred. 16. A method in accordance with claim 15 wherein the voltage controlled oscillator has a control node, and wherein the voltage controlled oscillator oscillates at a frequency responsive to the voltage applied to the control node.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (93)
Cooper Russ (Chandler AZ) Mitra Sumit (Tempe AZ), A/D converter with zero power mode.
Snodgrass Charles K. (Boise ID) Allen David H. (Rochester MN) Tuttle John R. (Boise ID) Rotzoll Robert R. (Boise ID) Pax George E. (Boise ID), Data communication method using identification protocol.
Snodgrass Charles K. (Boise ID) Allen David H. (Rochester MN) Tuttle John R. (Boise ID) Rotzoll Robert R. (Boise ID) Pax George E. (Boise ID), Data communication transceiver using identification protocol.
Lesesky Alan C. (Charlotte NC) Weant Bobby Ray (Rock Hill SC) Lee David James (Clover SC), Data communications apparatus for tractor/trailer using pneumatic coupler.
Marsh Michael John Camille,ZAX ; Lenarcik Andrzej,ZAX ; Van Zyl Clinton Aiden,ZAX ; Van Schalkwyk Andries Christoffel,ZAX ; Oosthuizen Marthinus Jacobus Rudolph,ZAX, Detection of multiple articles.
Dennison Charles H. (Boise ID) Lowrey Tyler A. (Boise ID), Fabrication of complementary n-channel and p-channel circuits (ICs) useful in the manufacture of dynamic random access m.
MacLellan John Austin (Aberdeen NJ) Shober R. Anthony (Red Bank NJ) Vannucci Giovanni (Middletown NJ) Wright Gregory Alan (Colts Neck NJ), Full duplex modulated backscatter system.
Ekchian Jack A. (Watertown MA) Hoffman Robert W. (Arlington MA) Ekchian Leon (Woodland Hills CA) Gabriel Kaigham J. (Belmont MA), Item identification tag for rapid inventory data acquisition system.
Silvey John M. (Austin TX) Smallwood J. Christopher (Austin TX), Lock detect circuit for detecting a lock condition in a phase locked loop and method therefor.
Martin Frederick L. (Plantation FL) Carralero Cesar W. (Hialeah FL), Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer.
Tuttle John R. (Corrales NM), Method for reducing conductive and convective heat loss from the battery in an RFID tag or other battery-powered devices.
Ahmad Aftab (Boise ID) Fazan Pierre C. (Boise ID) Dennison Charles H. (Meridian ID), Method of forming CMOS devices using independent thickness spacers in a split-polysilicon DRAM process.
Eberhardt Noel H. (Cupertino CA) Delbecq Jean-Marc (Santa Clara CA), Method of producing a radio frequency transponder with a molded environmentally sealed package.
Sharpe Claude A. (McKinney TX) Hurta Dwaine S. (Garland TX) Hamlett Mark A. (Garland TX) Froschermeier Guenther (Abensberg DEX), Multi-stage transponder wake-up, method and structure.
Mori Shigeru (Hyogo JPX) Kajimoto Takeshi (Hyogo JPX) Hayashikoshi Masanori (Hyogo JPX), Oscillator circuit generating a clock signal having a temperature dependent cycle and a semiconductor memory device incl.
Gruodis Algirdas J. (Wappingers Falls NY) Patel Piyushkumar C. (Poughkeepsie NY) Szabo Kurt P. (Austin TX), Parallel operation linear feedback shift register.
Nystrom Christian (Flintlasvagen 12 Sollentuna CA SEX S-19154) Persico Charles (1063 Morse Ave. ; #18-203 Sunnyvale CA 94089), Quadrature local oscillator network.
Gilgen Brent D. (Boise ID) Lowrey Tyler A. (Boise ID) Karniewicz Joseph J. (Boise ID) McQueen Anthony M. (Boise ID), Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynam.
Lyndon-James Ross (Colorado Springs CO) Gnadinger Alfred P. (Colorado Springs CO) Black Donald L. (Breckenridge CO) de Araujo Carlos P. (Colorado Springs CO), Timepiece communication system.
Clarke David J. (Bramford CA GB2) Martin Edward A. (Sunnyvale CA), Transponder with reply frequency derived from frequency of received interrogation signal.
Bourilkov, Jordan Todorov; Coronado Hortal, Sergio; Morris, William Fitler; Specht, Steven Jeffrey; Giles, Calvin; Stefanov, Konstantin, Omni-directional antenna for a cylindrical body.
Bourilkov, Jordan Todorov; Hortal, Sergio Coronado; Morris, William Fitler; Specht, Steven Jeffrey; Giles, Calvin; Stefanov, Konstantin, Omni-directional antenna for a cylindrical body.
O'Toole, James E.; Tuttle, John R.; Tuttle, Mark E.; Lowrey, Tyler A.; Devereaux, Kevin M.; Pax, George E.; Higgins, Brian P.; Yu, Shu Sun; Ovard, David K.; Rotzoll, Robert R., System and method for identifying a radio frequency identification (RFID) device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.