In an embodiment, an apparatus includes a memory to include at least one power value associated with at least one instruction. The at least one power value indicating an amount of power required to execute the at least one associated instruction by the apparatus. The apparatus also includes an instr
In an embodiment, an apparatus includes a memory to include at least one power value associated with at least one instruction. The at least one power value indicating an amount of power required to execute the at least one associated instruction by the apparatus. The apparatus also includes an instruction scheduler to receive the at least one power value and the at least one instruction. The instruction scheduler is to schedule the at least one instruction for execution by at least one functional unit based on the at least one associated power value.
대표청구항▼
1. A method comprising:receiving a number of instructions for first and second instruction cycles;receiving a number of power values for the number of instructions indicating an amount of power required to execute the number of instructions by an electronic device;determining whether power being con
1. A method comprising:receiving a number of instructions for first and second instruction cycles;receiving a number of power values for the number of instructions indicating an amount of power required to execute the number of instructions by an electronic device;determining whether power being consumed by the electronic device during the first and second instruction cycles is within a range between a minimum power threshold and a maximum power threshold; andreplacing at least one of the number of instructions for the first instruction cycle with at least one of the number of instructions for the second instruction cycle upon determining that the power being consumed by the electronic device during at least one of the first and second instruction cycles is not within the range between the minimum power threshold and the maximum power threshold. 2. The method of claim 1, further comprising increasing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is below a minimum power threshold. 3. The method of claim 2, wherein increasing the number of instructions scheduled to be executed in the at least one of the first and second instruction cycles comprises adding a number of artificial instructions to be scheduled for execution in at least one of the first and second instruction cycles. 4. The method of claim 1, further comprising reducing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is above a maximum power threshold. 5. The method of claim 1, further comprising determining whether a change in current over time being consumed by the electronic device is greater than a threshold value based on the power values of the number instructions scheduled for execution. 6. The method of claim 1, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to execute the number of instructions by a number of functional units within the electronic device. 7. The method of claim 1, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to retrieve data from a cache within the electronic device. 8. The method of claim 1, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to retrieve data from a memory external to the electronic device. 9. A method comprising:receiving a number of instructions for first and second instruction cycles;receiving a number of power values for the number of instructions indicating an amount of power required to execute the number of instructions by a processor; andscheduling the number of instructions for execution by the processor based on the number of power values, wherein the scheduling of the number of instructions comprises:determining whether power being consumed by the processor is within a range between a minimum power threshold and a maximum power threshold;determining whether a change in current over time being consumed by the processor is greater than a current change threshold value based on the power values of the number of instructions scheduled for execution; andreplacing at least one of the number of instructions for the first instruction cycle with at least one of the number of instructions for the second instruction cycle upon determining that the power being consumed by the processor during at least one of the first and second instruction cycles is not within the range between the minimum power threshold and the maximum power threshold and upon determining that the change in current over time being consumed by the processor is greater than the current change threshold value. 10. The method of claim 9, further comprising increasing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is below a minimum power threshold. 11. The method of claim 10, wherein increasing the number of instructions scheduled to be executed in the at least one of the first and second instruction cycles comprises adding a number of artificial instructions to be scheduled for execution in at least one of the first and second instruction cycles. 12. The method of claim 11, further comprising reducing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is above a maximum power threshold. 13. An apparatus comprising:a memory to include a number of power values associated with a number of instructions for first and second instruction cycles, the number of power values indicating an amount of power required to execute the number of instructions by the apparatus; andan instruction scheduler to receive the number of power values and the number of instructions, determine whether power being consumed by the apparatus is within a range between a minimum power threshold and a maximum power threshold based on the associated power values, and replace at least one of the number of instructions for the first instruction cycle with at least one of the number of instructions for the second instruction cycle upon determining that the power being consumed by the apparatus during at least one of the first and second instruction cycles is not within the range between the minimum power threshold and the maximum power threshold. 14. The apparatus of claim 13, further comprising a power value lookup logic coupled to the memory and the instruction scheduler, the power lookup logic to determine a power value for the number of instructions based on the at least one power value associated with the number of instructions. 15. The apparatus of claim 14, further comprising a decoder coupled to the power value lookup logic and the instruction scheduler, the decoder to retrieve the number of instructions from an instruction buffer and to transmit the number of instructions to the power value lookup logic. 16. The apparatus of claim 13, wherein the amount of power required to execute the number of instructions by the apparatus includes the amount of power required to retrieve data from a cache within the apparatus. 17. The apparatus of claim 13, wherein the amount of power required to execute the number of instructions by the apparatus includes the amount of power required to retrieve data from an external memory. 18. A system comprising:a memory to include a number of instructions for first and second instruction cycles; anda processor coupled to the memory, the processor comprising:a number of functional units to execute the number of instructions;a lookup table memory to include at least one power value associated with at least one of the number of instructions; andan instruction scheduler to receive the at least one power value and the at least one of the number of instructions, the instruction scheduler to schedule the at least one of the number of instructions for execution by one of the number of functional units, determine whether power being consumed by the processor is within a range between a minimum power threshold and a maximum power threshold based on the at least one power value, and replace at least one of the number of instructions for the first instruction cycle with at least one of the number of instructions for the second instruction cycle upon determining that the power being consumed by the processor during at least one of the first and second instruction cycles is not within the range between the minimum power threshold and the maximum power threshold. 19. The system of claim 18, wherein the a t least one power value indicates an amount of power required to execute the associated instruction. 20. The system of claim 19, wherein the processor further comprises a number of caches and the amount of power required to execute the associated instruction comprises an amount of power required to retrieve data from one of the number of caches. 21. The system of claim 19, wherein the amount of power required to execute the associated instruction comprises an amount of power required to retrieve data from the memory. 22. The system of claim 19, wherein the amount of power required to execute the associated instruction comprises the amount of power required to execute the associated instruction by one of the number of functional units. 23. A machine-readable medium that provides instruction, which when executed by a machine, cause said machine to perform operations comprising:receiving a number of instructions for first and second instruction cycles;receiving a number of power values for the number of instructions indicating an amount of power required to execute the number of instructions by an electronic device;determining whether power being consumed by the electronic device during the first and second instruction cycles is within a range between a minimum power threshold and a maximum power threshold; andreplacing at least one of the number of instructions for the first instruction cycle with at least one of the number of instructions for the second instruction cycle upon determining that the power being consumed by the electronic device during at least one of the first and second instruction cycles is not within the range between the minimum power threshold and the maximum power threshold. 24. The machine-readable medium of claim 23, wherein said operations performed further comprise increasing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is below a minimum power threshold. 25. The machine-readable medium of claim 24, wherein said operations performed further comprise increasing the number of instructions scheduled to be executed in the at least one of the first and second instruction cycles comprises adding a number of artificial instructions to be scheduled for execution in at least one of the first and second instruction cycles. 26. The machine-readable medium of claim 23, wherein said operations performed further comprise reducing the number of instructions scheduled to be executed in at least one of the first and second instruction cycles upon determining that the power being consumed by the electronic device is above a maximum power threshold. 27. The machine-readable medium of claim 23, wherein said operations performed further comprise determining whether a change in current over time being consumed by the electronic device is greater than a threshold value based on the power values of the number instructions scheduled for execution. 28. The machine-readable medium of claim 23, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to execute the number of instructions by a number of functional units within the electronic device. 29. The machine-readable medium of claim 23, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to retrieve data from a cache within the electronic device. 30. The machine-readable medium of claim 23, wherein the amount of power required to execute the number of instructions by the electronic device includes the amount of power required to retrieve data from a memory external to the electronic device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (9)
Goodnow Kenneth J. ; Michail Michel S. ; Patel Janak G. ; Pricer Wilbur D. ; Ventrone Sebastian T., Apparatus and method for efficient battery utilization in portable personal computers.
Lin Derrick Chu ; Tagare Varsha P. ; Vakkalagadda Ramamohan Rao, Method for reducing peak power in dispatching instructions to multiple execution units.
Kageshima Atsushi,JPX ; Tachibana Masayoshi,JPX, Processor power consumption estimating system, processor power consumption estimating method, and storage medium storing program for executing the processor power consumption estimating method.
Gehman John B. ; Johns-Vano Kerry Lucille ; Steward Colleen Kane, Processor power consumption estimator that using instruction and action formulas which having average static and dynamic power coefficients.
Berthold, Jörg; Georgakos, Georg; Henzler, Stephan; Nirschl, Thomas; Schobinger, Matthias; Schmitt-Landsiedel, Doris, Circuit arrangement for activating a circuit block and method for the same.
Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Data center load monitoring for utilizing an access power amount based on a projected peak power usage and a monitored power usage.
Burns, James S.; Ganesan, Baskaran; Fenger, Russell J.; Bodas, Devadatta V.; Iyengar, Sundaravarathan R.; Nelson, Feranak; Powell, Jr., John M.; Sugumar, Suresh, Increasing power efficiency of turbo mode operation in a processor.
Burns, James S.; Ganesan, Baskaran; Fenger, Russell J.; Bodas, Devadatta V.; Iyengar, Sundaravarathan R.; Nelson, Feranak; Powell, Jr., John M.; Sugumar, Suresh, Increasing power efficiency of turbo mode operation in a processor.
Burns, James S.; Ganesan, Baskaran; Fenger, Russell J.; Bodas, Devadatta V.; Iyengar, Sundaravarathan R.; Nelson, Feranak; Powell, Jr., John M.; Sugumar, Suresh, Increasing power efficiency of turbo mode operation in a processor.
Tani,Takenobu, Instruction conversion apparatus and instruction conversion method providing power control information, program and circuit for implementing the instruction conversion, and microprocessor for executi.
Carter, John B.; Li, Jian; Rajamani, Karthick; Speight, William E.; Zhang, Lixin, Instruction set architecture extensions for performing power versus performance tradeoffs.
Murray, Daniel C.; Beaumont-Smith, Andrew J.; Mylius, John H.; Bannon, Peter J.; Takayanagi, Toshi; Cho, Jung Wook, Instruction type issue throttling upon reaching threshold by adjusting counter increment amount for issued cycle and decrement amount for not issued cycle.
Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center.
Desai, Dhruv Manmohandas; Gruendler, Nickolas J.; Morrell, Carl A.; Shippy, Gary R.; Scollard, Michael Leo; Steinmetz, Michael Joseph; Ware, Malcolm Scott; Wood, Christopher L., Method, system and calibration technique for power measurement and management over multiple time frames.
Brock, Bishop C.; Carter, John B.; Drake, Alan J.; Floyd, Michael S.; Lefurgy, Charles R.; Ware, Malcolm S., Performance control of frequency-adapting processors by voltage domain adjustment.
Atkins, Robert G.; Cohen, Edward N; Corcoran, Philip M; Seminaro, Edward J, Power bus current bounding using local current-limiting soft-switches and device requirements information.
Goodnow, Kenneth J.; Ogilvie, Clarence R.; Ventrone, Sebastian T.; Williams, Keith R., System for method of predicting power events in an intermittent power environment and dispatching computational operations of an integrated circuit accordingly.
Gschwind, Michael K.; Salapura, Valentina, Techniques for identifying instructions for decode-time instruction optimization grouping in view of cache boundaries.
Gooding, Thomas M.; Knudson, Brant L.; Lappi, Cory; Poole, Ruth J.; Tauferner, Andrew T., Temperature threshold application signal trigger for real-time relocation of process.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.