FPGA and embedded circuitry initialization and processing
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-007/38
H01L-025/00
출원번호
US-0043769
(2002-01-09)
발명자
/ 주소
Schultz, David P.
출원인 / 주소
Xilinx, Inc.
대리인 / 주소
Chan H. C.
인용정보
피인용 횟수 :
13인용 특허 :
77
초록▼
Interconnecting logic provides connectivity of an embedded fixed logic circuit, or circuits, with programmable logic fabric of a programmable gate array such that the fixed logic circuit functions as an extension of the programmable logic fabric. The interconnecting logic includes interconnecting ti
Interconnecting logic provides connectivity of an embedded fixed logic circuit, or circuits, with programmable logic fabric of a programmable gate array such that the fixed logic circuit functions as an extension of the programmable logic fabric. The interconnecting logic includes interconnecting tiles and may further include interfacing logic. The interconnecting tiles provide selective connectivity between inputs and/or outputs of the fixed logic circuit and interconnect of the programmable logic fabric. The interfacing logic, when included, provides logic circuitry that conditions data transfers between the fixed logic circuit and the programmable logic fabric. In one operation, the programmable logic fabric is configured prior to the startup/boot sequence of the fixed logic circuit. In another operation, the fixed logic circuit is started up and is employed to configure the programmable logic fabric.
대표청구항▼
1. A method for performing initialization of an integrated circuit, wherein the integrated circuit comprises a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening and a fixed logic circuit, inserted into
1. A method for performing initialization of an integrated circuit, wherein the integrated circuit comprises a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening and a fixed logic circuit, inserted into the opening such that the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks, the method comprisingpowering on the fixed logic circuit and the programmable logic fabric;holding the fixed logic circuit in a known state;configuring the programmable logic fabric while the fixed logic circuit is held in the known state;after the entirety of the programmable logic fabric is configured, starting-up the fixed logic circuit; andenabling cooperative processing involving the fixed logic circuit and the now-configured programmable logic fabric. 2. The method of claim 1, further comprising configuring an entirety of the programmable logic fabric while the fixed logic circuit is held in the predetermined state. 3. The method of claim 1, further comprising configuring a portion of the programmable logic fabric while the fixed logic circuit is held in the predetermined state to a degree. 4. The method of claim 3, further comprising partially booting the fixed logic circuit by using a configured portion of the programmable logic fabric; andwherein the fixed logic circuit is booted to a degree sufficient to direct the configuring of a remainder of the programmable logic fabric. 5. The method of claim 4, wherein info governing the partial booting of the fixed logic circuit is loaded from a block RAM. 6. The method of claim 4, further comprising configuring a remainder of the programmable logic fabric as directed by the fixed logic circuit. 7. The method of claim 6, further comprising:booting a remainder of the fixed logic circuit;reclaiming the configured portion of the programmable logic fabric by the fixed logic circuit; andreconfiguring the reclaimed portion of the programmable logic fabric to at least one additional configuration. 8. The method of claim 1, further comprising booting the fixed logic circuit using dedicated communication lines. 9. The method of claim 8, wherein the integrated circuit comprises a plurality of metal layers in which dedicated communication lines are formed; andwherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 10. The method of claim 1, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 11. The method of claim 1, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAM strips. 12. The method of claim 1, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, at least one additional opening; andfurther comprising a high speed data interface is inserted into the at least one additional opening. 13. The method of claim 1, wherein the high speed data interface is located at an edge of the programmable logic fabric. 14. The method of claim 1, wherein the fixed logic circuit operates as a slave with respect to the programmable logic fabric that operates as a master. 15. The method of claim 1, wherein the fixed logic circuit operates as a master with respect to the programmable logic fabric that operates as a slave. 16. A method for performing initialization of an integrated circuit, wherein the integrated circuit comprises a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening, and a fixed logic circuit inserted into the opening such t hat the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks, and a programmable input/output circuit that substantially surrounds the programmable logic fabric, the method comprising:configuring a portion of the programmable logic fabric as input/output logic to facilitate communication between the fixed logic circuit and the programmable input/output circuit;powering on and booting the fixed logic circuit by signaling providing from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric; andconfiguring a remainder of the programmable logic fabric. 17. The method of claim 16, wherein the integrated circuit further comprises interconnecting logic that is operable to perform interfacing between the fixed logic circuit and the number of the plurality of configurable logic blocks. 18. The method of claim 17, wherein the interconnecting logic comprises a multiplexer;at least one configurable logic block of the plurality of configurable logic blocks employs a first plurality of communication lines and the fixed logic circuit employs a second plurality of communication lines; andthe multiplexer is operable to facilitate communication between the fixed logic circuit and the at least one configurable logic block of the plurality of configurable logic blocks. 19. The method of claim 16, wherein the fixed logic circuit operates as a slave with respect to the programmable logic fabric that operates as a master. 20. The method of claim 16, wherein the fixed logic circuit operates as a master with respect to the programmable logic fabric that operates as a slave. 21. The method of claim 16, further comprising fully booting the fixed logic circuit by signaling provided from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric. 22. The method of claim 16, further comprising partially booting the fixed logic circuit by signaling provided from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric comprises a partial booting of the fixed logic circuit. 23. The method of claim 22, further comprising partially booting the fixed logic circuit to a degree sufficient to direct the configuring of the remainder of the programmable logic fabric. 24. The method of claim 16, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that also surrounds, at least in part, at least one additional opening; andthe integrated circuit further comprises a dedicated communication line, inserted into the at least one additional opening, to facilitate communication between the fixed logic circuit and the programmable input/output circuit. 25. The method of claim 24, wherein a portion of the booting of the fixed logic circuit is provided by signaling providing from the programmable input/output circuit via the dedicated communication line. 26. The method of claim 24, wherein the integrated circuit comprises a plurality of metal layers in which dedicated communication lines are formed; andwherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 27. The method of claim 16, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 28. The method of claim 16, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAN strips. 29. The method of claim 16, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, at least one additional opening; andfur ther comprising a high speed data interface, inserted into the at least one additional opening, such that the high speed data interface is surrounded by at least one additional number of the plurality of configurable logic blocks. 30. The method of claim 29, wherein the high speed data interface is located at an edge of the programmable logic fabric. 31. The method of claim 16, wherein a remainder of the programmable logic fabric is configured as directed by the fixed logic circuit. 32. A method for performing initialization of an integrated circuit, wherein the integrated circuit comprises a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, a first opening and a second opening, a fixed logic circuit, inserted into the first opening such that the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks, a programmable input/output circuit that substantially surrounds the programmable logic fabric, and dedicated communication lines, inserted into the second opening, to facilitate communication between the fixed logic circuit and the programmable input/output circuit, the method comprising:powering on the fixed logic circuit with signaling provided from the programmable input/output circuit via the dedicated communication lines; andbooting the fixed logic circuit with signaling provided from the programmable input/output circuit via the dedicated communication lines. 33. The method of claim 32, further comprising configuring the programmable logic fabric before booting the fixed logic circuit. 34. The method of claim 32, further comprising configuring the programmable logic fabric after booting the fixed logic circuit. 35. The method of claim 32, further comprising configuring a portion of the programmable logic fabric before booting the fixed logic circuit; andconfiguring a remainder of the programmable logic fabric as directed by the fixed logic circuit. 36. The method of claim 32, wherein the integrated circuit comprises a plurality of metal layers in which dedicated communication lines are formed; andwherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 37. The method of claim 32, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 38. The method of claim 32, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAM strips. 39. The method of claim 32, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, a third opening; andthe integrated circuit further comprises a high speed data interface that is inserted into the third opening. 40. The method of claim 39, wherein the high speed data interface is located at an edge of the programmable logic fabric.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (77)
Sambamurthy Namakkal S. (San Jose CA) Lai Woo-Ping (San Jose CA) VanGilder John P. (Sunnyvale CA), Apparatus and method for full-duplex ethernet communications.
Sambamurthy Namakkal S. (San Jose CA) Lai Woo-Ping (San Jose CA) VanGilder John P. (Sunnyvale CA), Apparatus and method for full-duplex ethernet communications.
Muraoka Hiroshi (Kawasaki JPX) Fujisaku Kiminori (Sagamihara JPX), Apparatus for suspending the bus cycle of a microprocessor by inserting wait states.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Hartmann Alfred C., Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Nguyen Bai, FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals.
Clifford Hessel ; Paul E. Voglewede ; Michael E. Kreeger ; Christopher D. Mackey ; Scott E. Marks ; Alfred W. Pietzold, III ; Louis M. Orsini ; John E. Gorton, Field programmable radio frequency communications equipment including a configurable if circuit, and method therefor.
Lien Jung-Cheun ; Huang Eddy Chieh ; Sun Chung-yuan ; Feng Sheng, Final design method of a programmable logic device that is based on an initial design that consists of a partial underlying physical template.
Colwell Robert P. (Portland OR) Papworth David B. (Beaverton OR) Fetterman Michael A. (Hillsboro OR) Glew Andrew F. (Hillsboro OR) Hinton Glenn J. (Portland OR) Coward Stephen M. (Aloha OR) Chen Grac, Hybrid execution unit for complex microprocessor.
Andrews William B. ; Britton Barry K. ; Hickey Thomas J. ; Modo Ronald T. ; Nguyen Ho T. ; Schadt Lorraine L. ; Singh Satwant, Hybrid programmable gate arrays.
Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Gilson Kent L. (Salt Lake City UT), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Lien Jung-Cheun ; Feng Sheng ; Sun Chung-yuan ; Huang Eddy Chieh, Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure.
Sutherland James (Santa Clara CA) Garverick Timothy L. (Cupertino CA) Takiar Hem P. (Fremont CA) Reyling ; Jr. George F. (Saratoga CA), Logical three dimensional interconnections between integrated circuit chips using a two dimensional multi-chip module.
Rostoker Michael D. (Boulder Creek CA) Gluss David (Woodside CA) Harrington Tom (Mountain View CA), Method and apparatus for interim, in-situ testing of an electronic system with an inchoate ASIC.
Jose Maria Insenser Farre ES; Julio Faura Enriquez ES, Microprocessor based mixed signal field programmable integrated device and prototyping methodology.
Barry K. Britton ; Ravikumar Charath ; Zheng Chen ; James F. Hoff ; Cort D. Lansenderfer ; Don McCarley ; Richard G. Stuby, Jr. ; Ju-Yuan D. Yang, Multi-master multi-slave system bus in a field programmable gate array (FPGA).
Ang, Roger; Ahuja, Atul; Lulla, Mukesh T.; Borkovic, Drazen; Small, Brian D.; Tralka, Charles C.; Chan, Andrew K.; Yee, Kevin K., Programmable device with an embedded portion for receiving a standard circuit design.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Fransisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
Patel, Rakesh H.; Turner, John E., Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M. ; Tran Giap H., Tileable and compact layout for super variable grain blocks within FPGA device.
Pressly Matthew D. ; Giles Grady L. ; Crouch Alfred L., Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.