초록 ▼

A word-based interface between a MAC and a PHY, allowing for variable pin counts, variable PHY and MAC data speeds, and variable numbers of connected PHYs. The word-based interface allows for the PHY to provide PHY-to-MAC words to the MAC, and for the MAC to provided MAC-to-PHY words to the PHY, whe

A word-based interface between a MAC and a PHY, allowing for variable pin counts, variable PHY and MAC data speeds, and variable numbers of connected PHYs. The word-based interface allows for the PHY to provide PHY-to-MAC words to the MAC, and for the MAC to provided MAC-to-PHY words to the PHY, where the PHY-to-MAC words are synchronized with the MAC-to-PHY words. Data and commands are provided in fields of the words, and may be time multiplexed over the interface. Circuits within the MAC and PHY allow for the MAC to detect if a PHY is present, the number of active pins, and the number of PHYs connected. The reset and synchronization signals are integrated into a single reset/sync signal. Identification data is exchanged between the MAC and PHY so that the proper device driver for the PHY may be loaded independently of the BIOS.

대표청구항 ▼

1. A MAC (Media Access Control) to provide MAC-to-PHY words to a PHY (Physical Layer), wherein the MAC-to-PHY words are synchronized with a Sync signal generated internally by the MAC and wherein the PHY is resettable with a Reset signal generated internally by the MAC, the MAC comprising:a logic ga

1. A MAC (Media Access Control) to provide MAC-to-PHY words to a PHY (Physical Layer), wherein the MAC-to-PHY words are synchronized with a Sync signal generated internally by the MAC and wherein the PHY is resettable with a Reset signal generated internally by the MAC, the MAC comprising:a logic gate responsive to the Sync signal and the Reset signal to provide to the PHY a Reset/Sync signal indicative of the logical OR of the Sync and Reset signals. 2. The MAC as set forth in claim 1, the Sync signal having a period T, wherein the Reset signal when asserted has a time duration of at least 2T. 3. The MAC as set forth in claim 2, further comprising a port to receive a clock signal, wherein the Sync signal is synchronized to the clock signal. 4. The MAC as set forth in claim 1, further comprising a port to receive a clock signal, wherein the Sync signal is synchronized to the clock signal. 5. A PHY (Physical Layer) to receive MAC-to-PHY words from a MAC (Media Access Control) and to provide MAC-to-PHY words to the MAC, the PHY comprising:a set of registers; anda port to receive a Reset/Sync signal, where the Reset/Sync signal is indicative of the logical OR of a MAC generated Sync signal and a MAC generated Reset signal, wherein the MAC-to-PHY and PHY-to-MAC words are pair synchronized to the MAC generated Sync signal, and wherein the Reset signal clears the set of registers in the PHY. 6. The PHY as set forth in claim 5, wherein the MAC generated Sync signal has a period T and wherein the MAC generated Reset signal when asserted has a time duration of at least 2T. 7. The PHY as set forth in claim 5, further comprising:a circuit to provide a Sync signal derived from the Reset/Sync signal synchronized with the MAC generated Sync signal and to provide a Reset signal derived from the Reset/Sync signal, where the PHY is reset in response to the Reset signal. 8. The PHY as set forth in claim 7, wherein the MAC generated Sync signal has a period T and wherein the MAC generated Reset signal when asserted has a time duration of at least 2T. 9. The PHY as set forth in claim 5, further comprising:at least two delay elements, clocked by a clock signal, to provide two delayed samples of the Reset/Sync signal; andat least one logic gate, when the clock signal is present, to assert a Reset signal if a current sample of the Reset/Sync signal and the two delayed samples of the Reset/Sync signal are each of a first logic state, wherein the Reset signal is not asserted if the current sample and two delayed samples of the Reset/Sync signal are each in a second logic state complementary to the first logic state. 10. The PHY as set forth in claim 9, further comprising a port to receive a Clock_Enable signal, wherein the Clock_Enable signal is indicative of the absence of the clock signal, wherein the PHY provides a Reset signal if the Clock_Enable signal indicates the absence of the clock signal and the MAC generates the Reset signal. 11. A computer system comprising:a MAC (Media Access Control); anda PHY (Physical Layer) to receive MAC-to-PHY words from the MAC and to provide PHY-to-MAC words to the MAC, the PHY including a port to receive a Reset/Sync signal, where the Reset/Sync signal is indicative of the logical OR of a MAC generated Sync signal and a MAC generated Reset signal, wherein the MAC-to-PHY and PHY-to-MAC words are pair synchronized to the MAC generated Sync signal, and the PHY comprising a set of registers, wherein the Reset signal clears the set of registers. 12. The computer system as set forth in claim 11, wherein the MAC generated Sync signal has a period T and wherein the MAC generated Reset signal when asserted has a time duration of at least 2T. 13. The computer system as set forth in claim 11, further comprising:a circuit to provide a Sync signal derived from the Reset/Sync signal synchronized with the MAC generated Sync signal and to provide a Reset signal derived from the Reset/Sync signal, where the PHY is reset in resp onse to the Reset signal. 14. The computer system as set forth in claim 13, wherein the MAC generated Sync signal has a period T and wherein the MAC generated Reset signal when asserted has a time duration of at least 2T. 15. The computer system as set forth in claim 11, further comprising:at least two delay elements, clocked by a clock signal, to provide two delayed samples of the Reset/Sync signal; andat least one logic gate, when the clock signal is present, to assert a Reset signal if a current sample of the Reset/Sync signal and the two delayed samples of the Reset/Sync signal are each of a first logic state, wherein the Reset signal is not asserted if the current sample and two delayed samples of the Reset/Sync signal are each in a second logic state complementary to the first logic state. 16. The computer system as set forth in claim 15, further comprising a port to receive a Clock_Enable signal, wherein the Clock_Enable signal is indicative of the absence of the clock signal, wherein the PHY provides a Reset signal if the Clock_Enable signal indicates the absence of the clock signal and the MAC generates the Reset/Sync signal.