$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thin integrated circuit package having an optically transparent window 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
출원번호 US-0067068 (2002-02-06)
발명자 / 주소
  • Jeanice Glenn
  • Di Caprio, Vincent
  • Webster, Steven
  • Glenn, Thomas P.
출원인 / 주소
  • Amkor Technology, Inc.
대리인 / 주소
    Gunnison, McKay & Hodgson, L.L.P.
인용정보 피인용 횟수 : 19  인용 특허 : 75

초록

A thin integrated circuit package having an optically transparent window provides a small profile optical integrated circuit assembly for use in digital cameras, video cellular telephones and other devices requiring a small physical size and optical integrated circuit technology. A tape having a con

대표청구항

1. An optical integrated circuit, comprising:a flexible plastic tape having a conductive pattern disposed on a top surface thereof;a die mounted to the top surface of the tape and electrically coupled to the conductive pattern for providing an electronic function of the integrated circuit;a support

이 특허에 인용된 특허 (75)

  1. Yamanaka Hideo,JPX, Air-packed CCD images package and a mold for manufacturing thereof.
  2. Juskey Frank J. (Coral Springs FL) Hendricks Douglas W. (Boca Raton FL), Anchoring method for flow formed integrated circuit covers.
  3. Jeong Tae Sung,KRX ; Ryu Ki Tae,KRX ; Lee Tae Keun,KRX ; Choi Keun Hyoung,KRX ; Youn Han Shin,KRX ; Park Jum Sook,KRX, Ball grid array package.
  4. Stearns William P. ; Hassanzadeh Nozar, Ball grid array package and method using enhanced power and ground distribution circuitry.
  5. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
  6. Kajihara Takehiro (Komaki JPX) Maekawa Koichiro (Ichinomiya JPX) Ohashi Toshio (Komaki JPX), Ceramic lid for sealing semiconductor element and method of manufacturing the same.
  7. Ohashi Toshio (Komaki JPX) Wakayama Masaki (Kasugai JPX), Ceramic package for memory semiconductor.
  8. Yamanaka Hideo (Kanagawa JPX), Charge-coupled device image sensor.
  9. Matsumoto Hiroshi (Kokubu JPX) Inokuchi Hiroaki (Kokubu JPX), Container package for semiconductor element.
  10. Okuaki Hiroshi (Tokyo JPX), EPROM device.
  11. Glenn Thomas P., Electromagnetic interference shield driver and method.
  12. John E Hughes GB, Electronic component package assembly and method of manufacturing the same.
  13. Alcoe David James ; Anderson Steven Wayne ; Guo Yifan ; Johnson Eric Arthur, Electronic package with strain relief means and method of making.
  14. Moden Walter L. ; Jacobson John O., Encapsulant dam standoff for shell-enclosed die assemblies.
  15. Wensel Richard W., Encapsulated integrated circuit packaging.
  16. Eng Kian Teng,SGX ; Chan Min Yu,SGX ; Goh Jing Sua,SGX ; Low Siu Waf,SGX, Flexible pin location integrated circuit package.
  17. Akram Salman ; Kinsman Larry, Heat sink chip package and method of making.
  18. Chillara Satya ; Mostafazadeh Shahram, High density integrated circuit package assembly with a heatsink between stacked dies.
  19. Stern Jonathan Michael ; Sapir Itzhak ; Hornback William B., Image sensor package with image plane reference.
  20. Beaman Bryan A. ; Gerstenberger Julie K. ; Orlicki David M., Imager package substrate.
  21. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package.
  22. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  23. Panchou Karen A. ; Newton Charles M., Integrated circuit package for flip chip.
  24. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  25. Bindra Perminder S. (South Salem NY) Havens Ross D. (Endicott NY) Markovich Voya R. (Endwell NY) Molla Jaynal A. (Endicott NY), Interconnection method and structure for organic circuit boards.
  26. Caletka, David Vincent; Darbha, Krishna NMN; Infantolino, William NMN; Johnson, Eric Arthur, Land grid array stiffener use with flexible chip carriers.
  27. Wetzel Keith E., Low cost CCD packaging.
  28. Kinsman Larry D., Low profile ball grid array package.
  29. Yamanaka Hideo,JPX, Manufacturing method for semiconductor unit.
  30. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Method for fabricating stackable chip scale semiconductor package.
  31. Djennas Frank (Austin TX) Nomi Victor K. (Round Rock TX) Pastore John R. (Leander TX) Reeves Twila J. (Austin TX) Postlethwait Les (Lexington TX), Method for making semiconductor device having no die supporting surface.
  32. Furui Seiji (Tokyo JPX) Maniwa Ryo (Tokyo JPX) Ishido Kiminori (Tokyo JPX) Okada Keisuke (Tokyo JPX), Method for producing multilayer printed wiring boards.
  33. Akram Salman, Method of fabricating a multi-chip module.
  34. Glenn Thomas P. ; Hollaway Roy D.,PAX ; Panczak Anthony E., Method of making an integrated circuit package.
  35. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  36. Akram Salman (Boise ID) Wood Alan G. (Boise ID) Farnworth Warren M. (Nampa ID), Method of producing a single piece package for semiconductor die.
  37. Katayama Shigeru (Ichihara JPX) Tominaga Kaoru (Ichihara JPX) Suetsugu Toshio (Ichihara JPX) Matsumoto Kazumi (Ichihara JPX), Method of removing flash from a semiconductor leadframe using coated leadframe and solvent.
  38. Weber Patrick O., Methods of making multi-tier laminate substrates for electronic device packaging.
  39. Chun Heung Sup (Seoul KRX), Mold and method for manufacturing a package for a semiconductor chip and the package manufactured thereby.
  40. Ichikawa Seiji,JPX ; Hirokawa Tomoaki,JPX ; Kimura Tomoaki,JPX ; Tanaka Junichi,JPX ; Sato Taku,JPX ; Murata Satoshi,JPX ; Kubota Tsutomu,JPX ; Ogihara Takeo,JPX ; Uchida Kenji,JPX, Mold package for sealing a chip.
  41. Glenn Thomas P. ; Webster Steven, Molded window array for image sensor packages.
  42. Glenn Thomas P., Mounting for a semiconductor integrated circuit device.
  43. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  44. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  45. Bauer Fred T. ; Stam Joseph Scott, Optical sensor package and method of making same.
  46. Vongfuangfoo Sutee ; Bacher Brent ; Sumagaysay Felipe, PBGA stiffener package.
  47. Bigler Robert R. (Moorestown NJ) Goldfarb Samuel (Princeton NJ), Package for solid state image sensors.
  48. Akram Salman ; Wark James M., Packaged die on PCB with heat sink encapsulant.
  49. Yamanaka Hideo,JPX, Photonic device and process for fabricating the same.
  50. Glenn Thomas P., Plastic package for an optical integrated circuit device and method of making.
  51. Mostafazadeh Shahram ; Smith Joseph O., Plastic package with exposed die.
  52. Kohno Ryuji (Ibaraki JPX) Nishimura Asao (Ushiku JPX) Kitano Makoto (Tsuchiura JPX) Yaguchi Akihiro (Ibaraki JPX) Yoneda Nae (Ibaraki JPX), Plastic-molded-type semiconductor device.
  53. Hiraiwa Katsuro (Kawasaki JPX), Process for sealing a semiconductor device.
  54. Urushima Michitaka (Tokyo JPX), Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps.
  55. Murakami Gen (Machida JPX) Gappa Takeshi (Ohme JPX), Semiconductor device and a method of producing the same.
  56. Tsuji Kazuto (Kawasaki JPX) Yoneda Yoshiyuki (Kawasaki JPX) Sakoda Hideharu (Kawasaki JPX) Sono Michio (Kawasaki JPX) Yamaguchi Ichiro (Kawasaki JPX) Hamano Toshio (Kawasaki JPX) Kubota Yoshihiro (Ka, Semiconductor device and lead frame therefore.
  57. Karpman Maurice S. (Austin TX), Semiconductor device having a low temperature UV-cured epoxy seal.
  58. Waki Masaki (Sagamihara JPX) Kasai Junichi (Kawasaki JPX) Aoki Tsuyoshi (Sagamihara JPX) Honda Toshiyuki (Kawasaki JPX) Sato Hirotaka (Kawasaki JPX), Semiconductor device having a plurality of chips.
  59. Kuraishi Fumio,JPX ; Yumoto Kazuhito,JPX ; Hayashi Mamoru,JPX, Semiconductor device having tab tape lead frame with reinforced outer leads.
  60. Ohkubo Soichiro (Hyogo JPX) Yasuhara Masaharu (Hyogo JPX) Ohtsuka Akira (Hyogo JPX), Semiconductor device package having improved sealing at the aluminum nitride substrate/low melting point glass interface.
  61. Kishita Yoshihiro (Kawaguchi JPX), Semiconductor device with insulating resin layer and substrate having low sheet resistance.
  62. Nakanishi Hiroyuki,JPX, Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof.
  63. WonSun Shin KR; DoSung Chun TH; SangHo Lee KR; SeonGoo Lee KR; Vincent DiCaprio, Semiconductor package and method for fabricating the same.
  64. Quan Son Ky ; Coffman Samuel L. ; Reid Bruce ; Nelson Keith E. ; Hagen Deborah A., Semiconductor package and method thereof.
  65. You Joong Ha,KRX, Semiconductor package with transparent window and fabrication method thereof.
  66. Chou Li-Kun,TWX, Semiconductor packaging structure.
  67. Lin Paul T. (Austin TX), Shielded liquid encapsulated semiconductor device and method for making the same.
  68. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Single piece package for semiconductor die.
  69. Chapnik Philip (Newton MA), Spatially multiplexed image display system.
  70. Ludwig David E. (Irvine CA) Saunders Christ H. (Laguna Niguel CA) Some Raphael R. (Williston VT) Stuart John J. (Newport Beach CA), Stack of IC chips in lieu of single IC chip.
  71. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Stackable chip scale semiconductor package with mating contacts on opposed surfaces.
  72. Chen Lung-Tai,TWX ; Chiang Ping-Huang,TWX ; Chou Yu-Kon,TWX ; Chao Chien-Chi,TWX, Structure for semiconductor package for improving the efficiency of spreading heat.
  73. Dordi Yezdi N., Tape ball grid array package with perforated metal stiffener.
  74. Wu Wen-Teng,TWX ; Chiu Chwei-Ching,TWX ; Hsieh Chi-Min,TWX, Test carrier for attaching a semiconductor device.
  75. Clover George R. (London GB2), Transparency viewers.

이 특허를 인용한 특허 (19)

  1. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Encapsulant cavity integrated circuit package system and method of fabrication thereof.
  2. Huang,Chien Ping; Hsiao,Cheng Hsu; Huang,Chih Ming, Fabrication method of semiconductor package with photosensitive chip.
  3. Park, Soo-San; Kwon, Hyeog Chan; Lee, Sang-Ho; Ha, Jong-Woo, Integrated circuit package system including stacked die.
  4. Pendse, Rajendra D., Integrated circuit package system including zero fillet resin.
  5. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Integrated circuit package system with an encapsulant cavity and method of fabrication thereof.
  6. Chow, Seng Guan; Shim, II Kwon; Han, Byung Joon, Integrated circuit package system with exposed interconnects.
  7. Chow, Seng Guan; Kuan, Heap Hoe, Integrated circuit package system with image sensor system.
  8. Chow, Seng Guan; Kuan, Heap Hoe, Integrated circuit package system with image sensor system.
  9. Chow, Seng Guan; Kuan, Heap Hoe, Integrated circuit package system with image sensor system.
  10. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof.
  11. Webster, Steven; Templeton, Thomas B., Low rise camera module.
  12. Yamauchi,Kouichi; Minamio,Masanori; Shimizu,Katsutoshi; Nagata,Haruto, Method for manufacturing solid-state imaging devices.
  13. Haskett, Bradley Morgan; O'Connor, John Patrick; Miller, Mark Myron; Crowley, Sean Timothy; Miks, Jeffrey Alan; Popovich, Mark Phillip, Micro-optical device packaging system.
  14. Chow, Seng Guan; Kuan, Heap Hoe, Multi-chip package system.
  15. Wang, Wei Lun; Chin, Yi-Min; Lu, Mei-Ju; Zhang, Jia-Hao, Optical fiber structure, optical communication apparatus and manufacturing process for manufacturing the same.
  16. Chin, Yi-Min; Chang, Yung-Shun; Lu, Mei-Ju; Zhang, Jia-Hao; Hung, Wen-Chi, Semiconductor device packages.
  17. Minamio,Masanori; Yamauchi,Kouichi, Solid-state imaging device and method for producing the same.
  18. Carson, Flynn, Stacked integrated circuit package system and method of manufacture therefor.
  19. Lee,Seon Goo; Kim,Young Ho; Lee,Choon Heung, Stacking structure for semiconductor chips and a semiconductor package using it.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로