Pulsed plasma processing of semiconductor substrates
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
B44C-001/22
H05H-001/00
C23C-016/00
출원번호
US-0053138
(2002-01-18)
발명자
/ 주소
Savas, Stephen E.
출원인 / 주소
Mattson Technology, Inc.
대리인 / 주소
Wilson Sonsini Goodrich & Rosati
인용정보
피인용 횟수 :
18인용 특허 :
78
초록▼
Apparatus and methods for an improved plasma processing. A first power source alternates between high and low power cycles to produce and sustain a plasma, and a second power source alternates between high and low power cycles to accelerate ions toward the substrate being processed. Preferably, the
Apparatus and methods for an improved plasma processing. A first power source alternates between high and low power cycles to produce and sustain a plasma, and a second power source alternates between high and low power cycles to accelerate ions toward the substrate being processed. Preferably, the power sources are synchronized such that the second power provides each high power cycle substantially during the time that the first power source provides each low power cycle. Commencement of each high power cycle provided by the second power source may be delayed for a period of time after each high power cycle provided by the first power source terminates. This approach allows electrons to cool off and accumulated charge on surface features of the substrate to dissipate before ions are accelerated toward the substrate for processing. The power sources may also be synchronized such that the both power sources are in a high power state during initial plasma power up to facilitate coupling power to the plasma and reduce problems associated with impedance mismatch between the plasma and the first power source.
대표청구항▼
1. A method of plasma processing a semiconductor substrate, comprising:providing a processing chamber for processing the semiconductor substrate using a plasma;inductively coupling power to the plasma via a first power source using high power cycles and low power cycles such that greater than about
1. A method of plasma processing a semiconductor substrate, comprising:providing a processing chamber for processing the semiconductor substrate using a plasma;inductively coupling power to the plasma via a first power source using high power cycles and low power cycles such that greater than about 5 kW of power is coupled to the plasma during each high power cycle;coupling power to a substrate support via a second power source using high power cycles and low power cycles; andsynchronizing the high power cycles of the second power source with the low power cycles of the first power source such that the second power source provides high power cycles to the substrate support substantially during the time that the first power source provides low power cycles to the plasma. 2. The method of claim 1, wherein the step of synchronizing comprises commencing each high power cycle provided by the second power after a predetermined delay after each high power cycle provided by the first power source terminates. 3. The method of claim 2, wherein the predetermined delay comprises a delay sufficient to allow electrons in the plasma to cool. 4. The method of claim 3, wherein the predetermined delay is greater than 20 microseconds. 5. The method of claim 1, wherein the step of synchronizing comprises terminating each high power cycle provided by the second power source after a predetermined delay after each high power cycle provided by the first power source commences. 6. The method of claim 5, wherein the predetermined delay comprises a delay sufficient to facilitate coupling of power into the plasma during power up cycles. 7. The method of claim 6, wherein the predetermined delay is between 1 to 6 microseconds. 8. The method of claim 1, wherein the step of synchronizing is performed such that the second power source provides high power cycles to the substrate support only during a portion of time that the fist power source provides low power cycles to the plasma. 9. The method of claim 1, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a sinusoidal signal, and the low power cycles provided by the first power source comprise substantially no power. 10. The method of claim 1, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a single pulse having a time varying current, and the low cycles provided by the first power source comprise substantially no power. 11. The method of claim 10, wherein the high power cycles provided by the first power source alternate between positive and negative pulses. 12. The method of claim 1, wherein the step of coupling power to the substrate support comprises alternating between high power cycles and low power cycles to form a square wave signal. 13. The method of claim 1, wherein the step of coupling power to the substrate support is performed such that each high power cycle provided by the second power source comprises a sinusoidal signal, and the low power cycles provided by the second power source comprise substantially no power. 14. The method of claim 13, wherein the first power source has a duty cycle within a range of about 5 to 30 percent. 15. The method of claim 14, wherein the second power source has a duty cycle less than or equal to about one minus the duty cycle of the first power source. 16. The method of claim 1, wherein the second power source has a duty cycle within a range of about 25 to 75 percent. 17. The method of claim 1, wherein the step of inductively coupling power to the plasma is performed such that the first power source provides an average power to the plasma within a range of about 200 watts to about 2 kW. 18. The method of claim 1, wherein the step of coupling power the substrate support is performed such that the second power source provides high power cycles comprising a DC sign al within the range of about negative 20 volts to negative 200 volts. 19. The method of claim 1, further comprising the step of disposing a slotted capacitive shield between the first power source and the plasma to reduce capacitive coupling. 20. The method of claim 19, further comprising coupling the slotted capacitive shield to ground. 21. A method of plasma processing a semiconductor substrate, comprising:providing a processing chamber for processing the semiconductor substrate using a plasma;inductively coupling power to the plasma via a first power source using high power cycles and low power cycles such that the first power source has a duty cycle within a range of about 5 to 30 percent;coupling power to a substrate support via a second power source using high power cycles and low power cycles; andsynchronizing the high power cycles of the second power source with the low power cycles of the first power source such that the second power source provides high power cycles to the substrate support substantially during the time that the first power source provides low power cycles to the plasma. 22. The method of claim 21, wherein the step of synchronizing comprises commencing each high power cycle provided by the second power after a predetermined delay after each high power cycle provided by the first power source terminates. 23. The method of claim 22, wherein the predetermined delay comprises a delay sufficient to allow electrons in the plasma to cool. 24. The method of claim 23, wherein the predetermined delay is greater than 20 microseconds. 25. The method of claim 21, wherein the step of synchronizing comprises terminating each high power cycle provided by the second power source after a predetermined delay after each high power cycle provided by the first power source commences. 26. The method of claim 25, wherein the predetermined delay comprises a delay sufficient to facilitate coupling of power into the plasma during power up cycles. 27. The method of claim 26, wherein the predetermined delay is between 1 to 6 microseconds. 28. The method of claim 21, wherein the step of synchronizing is performed such that the second power source provides high power cycles to the substrate support only during a portion of time that the first power source provides low power cycles to the plasma. 29. The method of claim 21, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a sinusoidal signal, and the low power cycles provided by the first power source comprise substantially no power. 30. The method of claim 21, wherein the step of inductively coupling power to the plasma is performed such that each high power cycle provided by the first power source comprises a single pulse having a time varying current, and the low cycles provided by the first power source comprise substantially no power. 31. The method of claim 30, wherein the high power cycles provided by the first power source alternate between positive and negative pulses. 32. The method of claim 21, wherein the step of coupling power to the substrate support comprises alternating between high power cycles and low power cycles to form a square wave signal. 33. The method of claim 21, wherein the step of coupling power to the substrate support is performed such that each high power cycle provided by the second power source comprises a sinusoidal signal, and the law power cycles provided by the second power source comprise substantially no power. 34. The method of claim 33, wherein the second power source has a duty cycle less than or equal to about one minus the duty cycle of the first power source. 35. The method of claim 21, wherein the second power source has a duty cycle within a range of about 25 to 75 percent. 36. The method of claim 21, wherein the step of inductively coupling power to the plasma is performed such that the first power source provides an average power to the plasma within a range of about 200 watts to about 2 kW. 37. The method of claim 21, wherein the step of coupling power the substrate support is performed such that the second power source provides high power cycles comprising a DC signal within the range of about negative 20 volts to negative 200 volts. 38. The method of claim 21, further comprising the step of disposing a slotted capacitive shield between the first power source and the plasma to reduce capacitive coupling. 39. The method of claim 38, further comprising coupling the slotted capacitive shield to ground.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (78)
Savas Stephen E., Apparatus and method for pulsed plasma processing of a semiconductor substrate.
Pasch Nicholas F. (Pacifica CA), Apparatus and method using optical energy for specifying and quantitatively controlling chemically-reactive components o.
Barnes Michael S. (Mahopac NY) Coultas Dennis K. (Hopewell Junction NY) Forster John C. (Poughkeepsie NY) Keller John H. (Poughkeepsie NY) O\Neill James A. (New City NY), Apparatus for gettering of particles during plasma processing.
Patrick Roger (Santa Clara CA) Bose Frank (Wettingen CA CHX) Schoenborn Philippe (San Jose CA) Toda Harry (Santa Clara CA), Coil configurations for improved uniformity in inductively coupled plasma systems.
Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
Mathews Viju K. (Boise ID) Niroomand Ardavan (Boise ID) Blalock Guy T. (Boise ID) Fazan Pierre C. (Boise ID), Integrated circuit fabrication process to reduce critical dimension loss during etching.
Wang David N. (Cupertino CA) Chang Mei (San Jose CA) Leong ; deceased T. K. (late of Santa Clara CA) Leong ; executor Peter P. (Vancouver CAX), Materials and methods for etching silicides, polycrystalline silicon and polycides.
Wang David N. (Cupertino CA) Cheng Mei (San Jose CA) Leong ; deceased Toung K. (late of Santa Clara CA by Peter P. Leong ; executor), Materials and methods for etching silicides, polycrystalline silicon and polycides.
Hanawa Hiroji (Santa Clara CA), Method of treating a workpiece with a plasma and processing reactor having plasma igniter and inductive coupler for semi.
Moslehi Mehrdad M. (Dallas TX) Davis Cecil J. (Greenville TX) Jones John (Plano TX) Matthews Robert T. (Plano TX), Multi-electrode plasma processing apparatus.
Saia Richard J. (Schenectady NY) Kwasnick Robert F. (Schenectady NY) Wei Ching-Yeu (Schenectady NY), Patterning of indium-tin oxide via selective reactive ion etching.
Johnson Wayne L. (12019 S. Appaloosa Dr. Phoenix AZ 85044), Plasma generating apparatus employing capacitive shielding and process for using such apparatus.
Blalock Guy (Boise ID) Becker David S. (Boise ID) Roe Fred (Boise ID), Process for selectively etching a layer of silicon dioxide on an underlying stop layer of silicon nitride.
Collins Kenneth S. ; Roderick Craig A. ; Trow John R. ; Yang Chan-Lon ; Wong Jerry Yuen-Kui ; Marks Jeffrey ; Keswick Peter R. ; Groechel David W. ; Pinson ; II Jay D. ; Ishikawa Tetsuya,JPX ; Lei La, Process used in an RF coupled plasma reactor.
Flamm Daniel L. (Chatham Township ; Morris County NJ) Ibbotson Dale E. (Westfield NJ) Johnson Wayne L. (Phoenix AZ), Processes depending on plasma generation using a helical resonator.
Carbaugh Susanna R. (Manassas VA) Ng Hung Y. (Brooklyn VA) Polavarapu Murty S. (Manassas VA) Stanasolovich David (Manassas VA), Selective and anisotropic dry etching.
Barnes Michael S. (Mahopac NY) Chow Melanie M. (Poughkeepsie NY) Forster John C. (Poughkeepsie NY) Fury Michael A. (Fishkill NY) Kin Chang-Ching (Poughkeepsie NY) Jones Harris C. (Stormville NY) Kell, Selective fluorocarbon-based RIE process utilizing a nitrogen additive.
Babie Wayne T. (Poughkeepsie NY) Devries Kenneth L. (Hopewell Junction NY) Nguyen Bang C. (Wappingers Falls NY) Yang Chau-Hwa J. (Hopewell Junction NY), Selective silicon nitride plasma etching.
Collins Kenneth S. (San Jose CA) Roderick Craig A. (San Jose CA) Trow John R. (Santa Clara CA) Yang Chan-Lon (Los Gatos CA) Wong Jerry Y. (Fremont CA) Marks Jeffrey (San Jose CA) Keswick Peter R. (Ne, Silicon scavenger in an inductively coupled RF plasma reactor.
Hoffman, Daniel J.; Carter, Daniel; Brouk, Victor; Hattel, William J., Systems and methods for calibrating a switched mode ion energy distribution system.
Carter, Daniel; Brouk, Victor; Hoffman, Daniel J., Systems and methods for monitoring faults, anomalies, and other characteristics of a switched mode ion energy distribution system.
Brouk, Victor; Hoffman, Daniel J.; Carter, Daniel; Kovalevskii, Dmitri, Wide dynamic range ion energy bias control; fast ion energy switching; ion energy control and a pulsed bias supply; and a virtual front panel.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.