Apparatus and method for symbol timing recovery
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-027/14
출원번호
US-0122712
(2002-04-12)
발명자
/ 주소
Edde, Gabriel Alfred
출원인 / 주소
Thomson Licensing S.A.
대리인 / 주소
Tripoli Joseph S.
인용정보
피인용 횟수 :
5인용 특허 :
12
초록▼
A symbol timing recovery detector receives a sample stream, representing an input signal having successive symbol times sampled at successive sample times. The sample stream includes samples representing successive symbols alternating with samples representing transitions between surrounding symbol
A symbol timing recovery detector receives a sample stream, representing an input signal having successive symbol times sampled at successive sample times. The sample stream includes samples representing successive symbols alternating with samples representing transitions between surrounding symbol representative samples. The detector includes a first circuit which determines a transition value from a transition representative sample and surrounding symbol representative samples. A second circuit determines the slope between the surrounding symbol representative samples. A third circuit generates a signal representing the phase error between the sample times and the symbol times of the input signal from the slope and the transition value.
대표청구항▼
1. A symbol timing recovery detector, comprising:an input for receiving a sample stream, representing an input signal having successive symbol times sampled at successive sample times, comprising samples representing successive symbols alternating with samples representing transitions between surrou
1. A symbol timing recovery detector, comprising:an input for receiving a sample stream, representing an input signal having successive symbol times sampled at successive sample times, comprising samples representing successive symbols alternating with samples representing transitions between surrounding symbol representative samples;a circuit, responsive to a transition representative sample and surrounding symbol representative samples, for determining a transition value;a circuit for determining the slope between the surrounding symbol representative samples; anda circuit, responsive to the slope and the transition value, for generating a signal representing a phase error between the sample times and the symbol times of the input signal. 2. The detector of claim 1 wherein the transition value determining circuit comprises:circuitry for generating a value representing an average of the surrounding symbol representative samples; andcircuitry for forming a difference between the average representative value and the value of the transition representative sample to generate the transition value. 3. The detector of claim 2 wherein the difference forming circuit comprises a subtractor having a subtrahend input terminal coupled to the average generator, a minuend input terminal responsive to the transition representative sample, and an output terminal generating the transition value. 4. The detector of claim 2 wherein the average generating circuit comprises:a delay circuit, exhibiting a symbol time delay, having an input terminal responsive to the sample stream and generating one of the surrounding symbol samples, and an output terminal generating an other one of the surrounding symbol samples; andan averager, having a first input terminal coupled to the input terminal of the delay circuit, a second input terminal coupled to the output terminal of the delay circuit, and an output terminal generating the average representative value. 5. The detector of claim 2 further comprising a symbol-value estimator, coupled to the average generating circuit, for estimating the most likely symbol represented by the symbol sample, and generating a corresponding symbol-valued sample having the ideal sample value for the most likely symbol, wherein the average generating circuitry generates the average value of the ideal-valued surrounding symbol representative samples. 6. The detector of claim 5 wherein the symbol-value estimator comprises a slicer, coupled between the sample stream source and the average generating circuit, wherein the average generating circuit generates the average value of the ideal-valued surrounding symbol representative samples. 7. The detector of claim 1 wherein the slope determining circuit comprises a subtractor, for subtracting one of the surrounding symbol representative samples from the other one of the surrounding symbol representative samples to generate the slope. 8. The detector of claim 7 wherein the slope determining circuit further comprises a delay circuit, exhibiting a delay of one symbol time, having an input terminal responsive to the sample stream and generating the one of the surrounding symbol samples, and an output terminal generating the other one of the surrounding symbol samples. 9. The detector of claim 8 wherein the delay circuit further comprises an intermediate output terminal generating the transition sample, and exhibits a delay of one sample time between the input terminal and the intermediate output terminal, and a delay of one sample time between the intermediate output terminal and the output terminal. 10. The detector of claim 1 wherein the error generating circuit comprises a multiplier, having a first input terminal responsive to the slope and a second input terminal responsive to the transition value and an output terminal generating the phase error representative signal. 11. A method for recovering symbol timing for a sample stream, representing an input signal having successive symb ol times sampled at successive sample times, comprising samples representing successive symbols alternating with samples representing transitions between surrounding symbol representative samples, comprising the steps of:determining a transition value from a transition representative sample and surrounding symbol representative samples;determining the slope between the surrounding symbol representative samples; andgenerating a signal representing a phase error between the sample times and the symbol times from the slope and the transition value. 12. The method of claim 11 wherein the transition value determining step comprises the steps of:determining a value representing the average between the surrounding symbol representative samples; andgenerating the difference between the average representative value and the transition representative sample. 13. The method of claim 12 wherein:the transition value determining step further comprises the step of estimating the most likely symbol corresponding to each surrounding symbol representative sample and generating estimated samples representing the ideal sample values of the surrounding symbol representative samples; andthe average determining step comprises the step of determining a value representing the average between the estimated samples representing the surrounding symbol representative samples. 14. The method of claim 11 wherein the slope determining step comprises the step of generating the difference between the surrounding symbol representative samples. 15. The method of claim 11 wherein the phase error signal generating step comprises the steps of multiplying the slope times the transition value.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (12)
Spurbeck Mark S. ; Du Li ; Dudley Trent O. ; Bliss William G. ; Feyh German S. ; Behrens Richard T., Gain and phase constrained adaptive equalizing filter in a sampled amplitude read channel for magnetic recording.
Bleiweiss Scott ; Chantiles Peter, Programmable fractional frequency digital frequency synthesizer for synchronous residual time stamp service clock regenerator phase locked loop.
Liam Bowles IE, Pulse run-length measurement for HF data signal by dividing accumulated phase difference between first and second zero-crossings by single-cycle range using multiple cycle range sawtooth waveform.
Powell ; II Clinton C. ; Keba James M. ; Webster James R., Symbol synchronizer based on eye pattern characteristics having variable adaptation rate and adjustable jitter control, and method therefor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.