$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of producing a thin layer of semiconductor material 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/302
출원번호 US-0777516 (2001-02-06)
우선권정보 FR-1996-606086 (1996-05-15)
발명자 / 주소
  • Aspar, Bernard
  • Bruel, Michel
  • Poumeyrol, Thierry
출원인 / 주소
  • Commissariat a l'Energie Atomique
대리인 / 주소
    Hayes Soloway P.C.
인용정보 피인용 횟수 : 146  인용 특허 : 30

초록

The invention relates to a method of producing a thin layer of semiconductor material including: a step of implanting ions through a flat face ( 2 ) of a semiconductor wafer in order to create a layer of microcavities, the ion dose being within a specific range in order to avoid the formation

대표청구항

1. A method for producing a thin film comprising:providing a first substrate having a face surface;introducing hydrogen ions into the first substrate at the face surface, such that microcavities are formed in the first substrate during or after introducing the ions, wherein the microcavities define

이 특허에 인용된 특허 (30)

  1. Doyle Brian ; Yu Quat T. ; Yau Leopoldo D., Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system.
  2. Ohori Tatsuya (Kawasaki JPX) Hanyu Isamu (Kawasaki JPX) Sugimoto Fumitoshi (Kawasaki JPX) Arimoto Yoshihiro (Kawasaki JPX), Composite semiconductor substrate and a fabrication process thereof.
  3. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Fabrication process for a semiconductor substrate.
  4. Sopori Bhushan L., High efficiency low cost thin film silicon solar cell design and method for making.
  5. Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
  6. Beilstein ; Jr. Kenneth E. (Essex Junction VT) Bertin Claude L. (South Burlington VT) Cronin John E. (Milton VT) Howell Wayne J. (Williston VT) Leas James M. (South Burlington VT) Perlman David J. (W, Method and workpiece for connecting a thin layer to a monolithic electronic module\s surface and associated module packa.
  7. Sarma Kalluri R. (Mesa AZ), Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display.
  8. Hashimoto Shinichi,JPX, Method for forming a thin film.
  9. Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
  10. Bruel Michel (Veurey FRX), Method for placing semiconductive plates on a support.
  11. Konishi Junichi (Ikeda JPX) Maari Kouichi (Ikeda JPX) Taneda Toshihiko (Minoo JPX) Kishimoto Akiko (Kawanishi JPX), Method for producing semiconductor film.
  12. Gorowitz Bernard (Clifton Park NY) Saia Richard J. (Schenectady NY) Durocher Kevin M. (Waterford NY), Method for protecting gallium arsenide mmic air bridge structures.
  13. Takahashi Kunihiro (Tokyo JPX) Kojima Yoshikazu (Tokyo JPX) Takasu Hiroaki (Tokyo JPX) Matsuyama Nobuyoshi (Tokyo JPX) Niwa Hitoshi (Tokyo JPX) Yoshino Tomoyuki (Tokyo JPX) Yamazaki Tsuneo (Tokyo JPX, Method of making light valve device using semiconductive composite substrate.
  14. Li Jianming (Beijing CNX), Method of making silicon material with enhanced surface mobility by hydrogen ion implantation.
  15. Osawa Akihiko (Tokyo JPX) Baba Yoshiro (Yokohama JPX) Kitagawa Mitsuhiko (Tokyo JPX) Tsunoda Tetsujiro (Fujisawa JPX), Method of manufacturing a semiconductor device by forming at least three regions of different lifetimes of carriers at d.
  16. Knotter Dirk M. (Eindhoven NLX) Wijdenes Jacob (Eindhoven NLX), Method of manufacturing a thin silicon-oxide layer.
  17. Aspar Bernard,FRX ; Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Method of producing a thin layer of semiconductor material.
  18. Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
  19. Kirkpatrick Allen R. (Lowell MA), Process for fabricating thin film and glass sheet laminate.
  20. Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
  21. Bruel Michel,FRX, Process for the manufacture of thin films of semiconductor material.
  22. Bruel Michel (Veurey FRX), Process for the production of a relief structure on a semiconductor material support.
  23. Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Process for the production of a structure having a thin semiconductor film on a substrate.
  24. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  25. Biasse Beatrice,FRX ; Bruel Michel,FRX ; Zussy Marc,FRX, Process for transferring a thin film from an initial substrate onto a final substrate.
  26. Foerstner Juergen A. (Mesa AZ) Hughes Henry G. (Scottsdale AZ) D\Aragona Frank S. (Scottsdale AZ), Silicon film with improved thickness control.
  27. Henley Francois J. ; Cheung Nathan W., Silicon-on-silicon hybrid wafer assembly.
  28. Bruel Michel,FRX, Structure having cavities and process for producing such a structure.
  29. Bruel Michel (Veurey FRX) Biasse Beatrice (Uriage FRX), Substrate for integrated components comprising a thin film and an intermediate film.
  30. Li Jianming (Upton NY), Type silicon material with enhanced surface mobility.

이 특허를 인용한 특허 (146)

  1. Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
  2. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, 3D memory semiconductor device and structure.
  3. Or-Bach, Zvi, 3D semiconductor device.
  4. Or-Bach, Zvi, 3D semiconductor device.
  5. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device.
  6. Or-Bach, Zvi; Wurman, Zeev, 3D semiconductor device.
  7. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  8. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  9. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, 3D semiconductor device and structure.
  10. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, 3D semiconductor device and structure.
  11. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, 3D semiconductor device and structure.
  12. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, 3D semiconductor device and structure with back-bias.
  13. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device including field repairable logics.
  14. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, 3D semiconductor device, fabrication method and system.
  15. Or-Bach, Zvi; Widjaja, Yuniarto, 3DIC system with a two stable state memory and back-bias region.
  16. Or-Bach, Zvi; Wurman, Zeev, Automation for monolithic 3D devices.
  17. Lee, Sang-Yun, Bonded semiconductor structure and method of making the same.
  18. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  19. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  20. Bedell, Stephen W.; Sosa Cortes, Norma; Fogel, Keith E.; Sadana, Devendra; Shahidi, Ghavam; Shahrjerdi, Davood, Heterojunction III-V photovoltaic cell fabrication.
  21. Park, Byung-Jun; Kim, Sang-Hee, Image sensor, substrate for the same, image sensing device including the image sensor, and associated methods.
  22. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Integrated circuit device and structure.
  23. Joly, Jean-Pierre; Ulmer, Laurent; Parat, Guy, Integrated circuit on high performance chip.
  24. Bressot,S챕verine; Rayssac,Olivier; Aspar,Bernard, Layer transfer method.
  25. Henley, Francois J., Layer transfer of films utilizing controlled propagation.
  26. Henley, Francois J., Layer transfer of films utilizing controlled shear region.
  27. Moriceau, Hubert; Aspar, Bernard; Jalaguier, Eric; Letertre, Fabrice, Manufacturing process for a stacked structure comprising a thin layer bonding to a target substrate.
  28. Moriceau, Hubert; Aspar, Bernard; Jalaguier, Eric; Letertre, Fabrice, Manufacturing process for a stacked structure comprising a thin layer bonding to a target substrate.
  29. Bruel, Michel, Method and device for fabricating a layer in semiconductor material.
  30. Henley, Francois J., Method and structure for fabricating solar cells using a thick layer transfer process.
  31. Henley,Francois J.; Ong,Philip James; Malik,Igor J.; Kirk,Harry R., Method and system for fabricating strained layers for the manufacture of integrated circuits.
  32. Henley,Francois J.; Ong,Philip James; Malik,Igor J., Method and system for lattice space engineering.
  33. Or-Bach, Zvi; Wurman, Zeev, Method for design and manufacturing of a 3D semiconductor device.
  34. Or-Bach, Zvi, Method for developing a custom device.
  35. Or-Bach, Zvi; Sekar, Deepak C., Method for fabricating novel semiconductor and optoelectronic devices.
  36. Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C.; Or-Bach, Zvi, Method for fabrication of a semiconductor device and structure.
  37. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method for fabrication of a semiconductor device and structure.
  38. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  39. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  40. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  41. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  42. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Lim, Paul, Method for fabrication of a semiconductor device and structure.
  43. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Ze'ev, Method for fabrication of a semiconductor device and structure.
  44. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  45. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of configurable systems.
  46. Aspar,Bernard; Zussy,Marc; Clerc,Jean Fr?d?ric, Method for handling semiconductor layers in such a way as to thin same.
  47. Moriceau, Hubert; Aspar, Bernard; Jalaguier, Eric; Letertre, Fabrice, Method for making a stacked comprising a thin film adhering to a target substrate.
  48. Fournel, Franck; Moriceau, Hubert; Lagahe, Christelle, Method for making a stressed structure designed to be dissociated.
  49. Deguet, Chrystel; Clavelier, Laurent, Method for making a thin-film element.
  50. Ohnuma, Hideto; Shingu, Takashi; Kakehata, Tetsuya; Kuriki, Kazutaka; Yamazaki, Shunpei, Method for manufacturing SOI substrate.
  51. Yamazaki, Shunpei, Method for manufacturing SOI substrate.
  52. Akimoto, Kengo; Endo, Yuta, Method for manufacturing SOI substrate and method for manufacturing semiconductor device.
  53. Jinbo, Yasuhiro; Shoji, Hironobu; Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate and semiconductor device.
  54. Jinbo, Yasuhiro; Shoji, Hironobu; Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate and semiconductor device.
  55. Jinbo, Yasuhiro; Shoji, Hironobu; Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate and semiconductor device.
  56. Jinbo, Yasuhiro; Shoji, Hironobu; Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate and semiconductor device.
  57. Koezuka, Junichi, Method for manufacturing semiconductor substrate.
  58. Tauzin, Aurélie; Dechamp, Jérôme; Mazen, Frédéric; Madeira, Florence, Method for preparing thin GaN layers by implantation and recycling of a starting substrate.
  59. Nguyen, Nguyet-Phuong; Cayrefourcq, Ian; Lagahe-Blanchard, Christelle; Bourdelle, Konstantin; Tauzin, Aurélie; Fournel, Franck, Method for self-supported transfer of a fine layer by pulsation after implantation or co-implantation.
  60. Bruel, Michel, Method for treating a part made from a decomposable semiconductor material.
  61. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, Method of constructing a semiconductor device and structure.
  62. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method of fabricating a semiconductor device and structure.
  63. Mathew, Leo; Jawarani, Dharmesh, Method of forming an electronic device using a separation technique.
  64. Mathew, Leo; Jawarani, Dharmesh, Method of forming an electronic device using a separation-enhancing species.
  65. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Method of forming three dimensional integrated circuit devices using layer transfer technique.
  66. Or-Bach, Zvi; Widjaja, Yuniarto, Method of maintaining a memory state.
  67. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method of manufacturing a semiconductor device and structure.
  68. Sekar, Deepak C.; Or-Bach, Zvi, Method of manufacturing a semiconductor device with two monocrystalline layers.
  69. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C.; Lim, Paul, Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer.
  70. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Method of processing a semiconductor device.
  71. Fournel, Franck, Method of transferring a thin layer onto a target substrate having a coefficient of thermal expansion different from that of the thin layer.
  72. Or-Bach, Zvi; Wurman, Zeev, Method to construct a 3D semiconductor device.
  73. Or-Bach, Zvi; Wurman, Ze'ev, Method to construct systems.
  74. Or-Bach, Zvi; Wurman, Ze'ev, Method to form a 3D semiconductor device.
  75. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Method to form a 3D semiconductor device and structure.
  76. Letertre,Fabrice; Rayssac,Olivier, Methods for forming an assembly for transfer of a useful layer.
  77. Letertre,Fabrice; Rayssac,Olivier, Methods for forming an assembly for transfer of a useful layer.
  78. Letertre, Fabrice; Rayssac, Olivier, Methods for forming an assembly for transfer of a useful layer using a peripheral recess area to facilitate transfer.
  79. Ries, Michael J.; Libbert, Jeffrey Louis; Lottes, Charles R., Methods for preparing layered semiconductor structures.
  80. Letertre, Fabrice, Methods of fabricating semiconductor structures and devices using glass bonding layers, and semiconductor structures and devices formed by such methods.
  81. Letertre, Fabrice, Methods of fabricating semiconductor structures and devices with strained semiconductor material.
  82. Arena, Chantal, Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters.
  83. Arena, Chantal, Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters.
  84. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Monolithic three-dimensional semiconductor device and structure.
  85. Bedell, Stephen W.; Cortes, Norma Sosa; Fogel, Keith E.; Sadana, Devendra; Shahrjerdi, Davood, Multijunction photovoltaic cell fabrication.
  86. Bedell, Stephen W.; Sosa Cortes, Norma; Fogel, Keith E.; Sadana, Devendra; Shahrjerdi, Davood, Multijunction photovoltaic cell fabrication.
  87. Malik, Igor J.; Kang, Sien G.; Fuerfanger, Martin; Kirk, Harry; Flat, Ariel; Current, Michael Ira; Ong, Philip James, Non-contact etch annealing of strained layers.
  88. Ong,Philip; Henley,Francois; Malik,Igor, Non-contact etch annealing of strained layers.
  89. Adachi,Naoshi; Nakamae,Masahiko, Pasted SOI substrate, process for producing the same and semiconductor device.
  90. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film comprising an inclusion creation step.
  91. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film comprising an inclusion creation step.
  92. Henley, Francois J.; Brailove, Adam, Race track configuration and method for wafering silicon solar substrates.
  93. Aga,Hiroji; Takahashi,Hiroyuki; Mitani,Kiyoshi, SOI wafer producing method, and wafer separating jig.
  94. Sekar, Deepak C.; Or-Bach, Zvi, Self aligned semiconductor device and structure.
  95. Or-Bach, Zvi; Lim, Paul; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  96. Or-Bach, Zvi; Sekar, Deepak, Semiconductor and optoelectronic devices.
  97. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  98. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  99. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  100. Or-Bach, Zvi, Semiconductor device and structure.
  101. Or-Bach, Zvi, Semiconductor device and structure.
  102. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  103. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  104. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  105. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  106. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  107. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  108. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Semiconductor device and structure.
  109. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Lim, Paul, Semiconductor device and structure.
  110. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, Semiconductor device and structure.
  111. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  112. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  113. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  114. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure.
  115. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  116. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  117. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Lim, Paul, Semiconductor device and structure.
  118. Or-Bach, Zvi; Widjaja, Yuniarto; Sekar, Deepak C., Semiconductor device and structure.
  119. Or-Bach, Zvi; Wurman, Zeev, Semiconductor device and structure.
  120. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  121. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  122. Sekar, Deepak C; Or-Bach, Zvi; Lim, Paul, Semiconductor device and structure.
  123. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  124. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure for heat removal.
  125. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  126. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  127. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor devices and structures.
  128. Or-Bach, Zvi; Wurman, Zeev, Semiconductor devices and structures.
  129. Sinha, Nishant; Sandhu, Gurtej S.; Smythe, John, Semiconductor material manufacture.
  130. Lee, Sang-Yun, Semiconductor memory device.
  131. Lee, Sang-Yun, Semiconductor memory device and method of fabricating the same.
  132. Letertre, Fabrice, Semiconductor structures and devices including semiconductor material on a non-glassy bonding layer.
  133. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, Semiconductor system and device.
  134. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Semiconductor system and device.
  135. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor system, device and structure with heat removal.
  136. Bedell, Stephen W.; Fogel, Keith E.; Sadana, Devendra; Shahrjerdi, Davood; Sosa Cortes, Norma E.; Wacaser, Brent A., Single-junction photovoltaic cell.
  137. Bedell, Stephen W.; Sosa Cortes, Norma E.; Fogel, Keith E.; Sadana, Devendra; Shahrjerdi, Davood; Wacaser, Brent A., Single-junction photovoltaic cell.
  138. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  139. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  140. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  141. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C., System comprising a semiconductor device and structure.
  142. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  143. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  144. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  145. Brailove, Adam; Liu, Zuqin; Henley, Francois J.; Lamm, Albert J., Techniques for forming thin films by implantation with reduced channeling.
  146. Lee, Sang-Yun, Three-dimensional integrated circuit structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로