초록 ▼

The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables

The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.

대표청구항 ▼

1. A method of forming a semiconductor structure, the method comprising the steps of:providing a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized;forming a first transistor so that a sidewall of a first fin body forms a f

1. A method of forming a semiconductor structure, the method comprising the steps of:providing a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized;forming a first transistor so that a sidewall of a first fin body forms a first channel and so that the sidewall of the first fin body is oriented on a second crystal plane to provide a first carrier mobility; andforming a second transistor so that a sidewall of a second fin body forms a second channel and so that the sidewall of the second fin body is oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility. 2. The method of claim 1, wherein the step of providing a substrate comprises the step of providing a silicon substrate having surface oriented on a {110} crystal plane. 3. The method of claim 1, wherein the step of forming a first transistor comprises the step of forming a first transistor so that the sidewall of the first fin body is oriented on a {n n m} plane and n and m are any integer, wherein the step of forming a second transistor comprises forming a second transistor so that the sidewall of the second fin body is oriented on a {a a b} plane and a and b are any integer such that the {n n m} plane and the {a a b} plane are not equivalent by a symmetry transformation. 4. The method of claim 1, wherein the step of forming a first transistor comprises the step of forming one of a first p-channel FinFET (PFET) and a first n-channel FinFET (NFET), wherein the step of forming a second transistor comprises the step of forming one of a second PFET and a second NFET. 5. The method of claim 4, wherein the step of forming one of a first PFET and a first NFET comprises forming one of a first PFET and a first NFET so that the sidewall of the first fin body is oriented on a second crystal plane to provide one of an optimized carrier mobility and a non-optimized carrier mobility, wherein the step of forming one of a second PFET and a second NFET comprises forming one of a second PFET and a second NFET so that the sidewall of the second fin body is oriented on a third crystal plane to provide one of an optimized carrier mobility and a non-optimized carrier mobility. 6. The method of claim 4, wherein the step of forming one of a first PFET and a first NFET comprises forming one of a first PFET and a first NFET so that the sidewall of the first fin body is oriented on one of a {100} crystal plane, a {110} crystal plane, and a {111} crystal plane, wherein the step of forming one of a second PFET and a second NFET comprises forming one of a second PFET and a second NFET so that the sidewall of the second fin body is oriented on one of a {100} crystal plane, a {110} crystal plane, and a {111} crystal plane.