Self-synchronous logic circuit having test function and method of testing self-synchronous logic circuit
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03K-019/00
G01R-031/28
G06F-011/22
출원번호
US-0448076
(2003-05-30)
우선권정보
JP-0157567 (2002-05-30)
발명자
/ 주소
Yamanaka, Hidekazu
Horiyama, Takashi
출원인 / 주소
Sharp Kabushiki Kaisha
대리인 / 주소
Harness, Dickey & Pierce, P.L.C.
인용정보
피인용 횟수 :
52인용 특허 :
3
초록▼
A self-synchronous logic circuit includes scan test compliant registers holding data and forming stages of a pipeline, and scan test compliant self-synchronous signal control circuits corresponding to respective registers and performing handshake to transfer clocks. In accordance with the clocks tra
A self-synchronous logic circuit includes scan test compliant registers holding data and forming stages of a pipeline, and scan test compliant self-synchronous signal control circuits corresponding to respective registers and performing handshake to transfer clocks. In accordance with the clocks transferred by the scan test compliant self-synchronous signal control circuits, data processing among the scan test compliant registers proceeds. In addition to normal data processing, the scan test compliant registers have a function of serially transferring contents thereof at the time of a test. The scan test compliant self-synchronous signal control circuits are set to a state that corresponds to the end of a third way of the handshake, at the time of a test.
대표청구항▼
1. A self-synchronous logic circuit having a test function, comprising:registers holding data, connected in a plurality of stages for a pipeline; andself-synchronous signal control circuits provided corresponding to said registers connected in a plurality of stages, respectively; whereinsaid self-sy
1. A self-synchronous logic circuit having a test function, comprising:registers holding data, connected in a plurality of stages for a pipeline; andself-synchronous signal control circuits provided corresponding to said registers connected in a plurality of stages, respectively; whereinsaid self-synchronous signal control circuits perform four-way handshake in which, when transfer permission to a preceding stage is applied in a first way, a transfer request from the preceding stage is received as an input together with data output from the register of the preceding stage, upon input of the transfer request, transfer reception is applied to the preceding stage in a second way, when the transfer reception is received as an input by the preceding stage, transfer complete is received as an input from the preceding stage in a third way, and when the transfer complete is received as an input and transfer permission is applied from the succeeding stage in a fourth way, transfer permission is applied to the preceding stage and data from the preceding stage is taken and held by the register and data is output to the succeeding stage to apply transfer request to the succeeding stage; andsaid registers have a function of successively transferring data in a normal operation and in a test operation;said self-synchronous logic circuit setting all said self-synchronous signal control circuits to a state of the third way of said handshake and thereafter, applying transfer permission and transfer reception to said self-synchronous signal control circuit of the last stage in a test operation. 2. The self-synchronous logic circuit having a test function according to claim 1, whereinsetting of all said self-synchronous signal control circuits to a state of the third way of said handshake and application of said transfer permission and transfer reception to said self-synchronous signal control circuit of the last stage are repeated in a test operation. 3. The self-synchronous logic circuit having a test function according to claim 1, further comprisinga last stage signal processing unit for applying, in said test operation, said transfer request output from said self-synchronous signal control circuit of the last stage to the succeeding stage to the self-synchronous signal control circuit itself, as said transfer reception from the succeeding stage. 4. The self-synchronous logic circuit having a test function according to claim 1, whereinsaid self-synchronous logic circuit sets all said self-synchronous signal control circuits to a state of the third way of said handshake, applies said transfer permission and transfer reception to said self-synchronous signal control circuit of the last stage of said pipeline, and in addition, said transfer request is applied repeatedly to said self-synchronous signal control circuit of a head stage of said pipeline in the test operation. 5. The self-synchronous logic circuit having a test function according to claim 1, further comprisinga head stage signal processing unit for applying, in said test operation, said transfer request and transfer complete output from said self-synchronous signal control circuit of the head stage of said pipeline to the succeeding stage, to the self-synchronous signal control circuit itself as said transfer request and transfer complete. 6. A method of testing a self-synchronous logic circuit includingregisters holding data, connected in a plurality of stages for a pipeline, andself-synchronous signal control circuits provided corresponding to said registers connected in a plurality of stages, said self-synchronous signal control circuits performing four-way handshake in which, when transfer permission to a preceding stage is applied in a first way, a transfer request from the preceding stage is received as an input together with data output from the register of the preceding stage, upon input of the transfer request, transfer reception is applied to the preceding stage in a second way, when the transfer reception is received as an input by the preceding stage, transfer complete is received as an input from the preceding stage in a third way, and when the transfer complete is received as an input and transfer permission is applied from the succeeding stage in a fourth way, transfer permission is applied to the preceding stage and data from the preceding stage is taken and held by the register and data is output to the succeeding stage to apply transfer request to the succeeding stage; whereinsaid registers have a function of successively transferring said data in a normal operation and in a test operation;said method comprisingthe state setting step of setting all said self-synchronous signal control circuits to a state of the third way of said handshake in a test operation; andafter the setting by said state setting step, applying transfer permission and transfer reception to said self-synchronous signal control circuit of the last stage of said pipeline.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (3)
Ivan E. Sutherland ; Scott M. Fairbanks ; Josephus C. Ebergen, Asynchronously controlling data transfers within a circuit.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
Chester, David B., Propagating reconfiguration command over asynchronous self-synchronous global and inter-cluster local buses coupling wrappers of clusters of processing module matrix.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.