Fault-tolerant computer system with voter delay buffer
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-011/00
출원번호
US-0548528
(2000-04-13)
발명자
/ 주소
Somers, Jeffrey S.
Huang, Wen-Yi
Tetreault, Mark D.
Wegner, Timothy M.
출원인 / 주소
Stratus Technologies Bermuda, Ltd.
대리인 / 주소
Testa, Hurwitz & Thibeault, LLP
인용정보
피인용 횟수 :
13인용 특허 :
209
초록▼
A fault-tolerant computer system includes first and second central processing units (CPUs) producing essentially identical data output streams, a voter delay buffer having a first FIFO buffer and a second FIFO buffer, and an I/O module connected to the CPUs. The I/O module includes a comparator for
A fault-tolerant computer system includes first and second central processing units (CPUs) producing essentially identical data output streams, a voter delay buffer having a first FIFO buffer and a second FIFO buffer, and an I/O module connected to the CPUs. The I/O module includes a comparator for bitwise comparing the CPU data output streams. The first CPU data output stream is transmitted to peripheral devices if both CPU outputs remain substantially identical. Otherwise, if the comparator indicates differences, queued first and second CPU data are routed to the first and second FIFOs respectively, and subsequent data are retained in respective CPU buffers. While the CPUs continue processing, ongoing diagnostic procedures attempt to identify one or the other of the CPUs as malfunctioning and the remaining CPU as correctly-functioning. If the resulting diagnosis is inconclusive, the CPU having the lower rate of error correction is identified as being correctly-functioning. In either case, the buffered output and the subsequently processed data output stream from the correctly-functioning CPU are thereafter transmitted to the peripheral devices.
대표청구항▼
1. A fault-tolerant computer system suitable for exchanging data with peripheral devices, said computer system comprising:a first central processing unit (CPU) having at least one first CPU buffer,a second CPU having at least one second CPU buffer, said second CPU being operationally coupled to said
1. A fault-tolerant computer system suitable for exchanging data with peripheral devices, said computer system comprising:a first central processing unit (CPU) having at least one first CPU buffer,a second CPU having at least one second CPU buffer, said second CPU being operationally coupled to said first CPU, such that the output of said second CPU is essentially identical to the output of said first CPU;a voter delay buffer having a first FIFO buffer and a second FIFO buffer;an I/O module connected to receive data output streams from said first CPU and said second CPU, said I/O module having,a comparator for comparing said first CPU data output stream to said second CPU data output stream so as to produce a comparison reading;transmission means responsive to said comparator, for sending said first CPU data output stream to the peripheral devices, if said comparison reading indicates no difference between said first CPU data output stream and said second CPU data output stream; androuting means responsive to said comparator, for routing said first CPU data output stream to said first FIFO buffer if said comparison reading indicates a difference between said first CPU data output stream and said second CPU data output stream, and for routing said second CPU data output stream to said second FIFO buffer if said comparison reading indicates a difference between said first CPU data output stream and said second CPU data output stream,wherein said first FIFO buffer buffers said first CPU data output stream and said second FIFO buffer buffers said second CPU data output stream;a priority module for receiving first error correction information from said first CPU and second error correction information from said second CPU; andpriority logic for assigning relative priorities to said CPUs, said assigned relative priorities being determined as a function of said first and second error correction information. 2. The computer system of claim 1 wherein said priority logic assigns a higher priority to selected one of said first and second CPUs if the indicated error rate in said correction information corresponding to said selected CPU is less than the indicated error rate in said correction information corresponding to the other one of said first and second CPUs. 3. The computer system of claim 1 wherein said priority logic assigns a higher priority to a selected one of said first and second CPUs if said selected CPU has been operating in said computer system for a greater length of time than the length of time the other one of said first and second CPUs has been operating in said computer system. 4. The computer system of claim 1 wherein said transmission means is further responsive to said priority logic such thatthe contents of said first FIFO buffer is transmitted to the peripheral devices if said first CPU has been assigned a higher said relative priority, orthe contents of said second FIFO buffer is transmitted to the peripheral devices if said second CPU has been assigned a higher said relative priority. 5. The computer system of claim 1 wherein said transmission means is further responsive to said priority logic such thatthe contents of said first CPU buffer is transmitted to the peripheral devices if said first CPU has been assigned a higher said relative priority, orthe contents of said second CPU buffer is transmitted to the peripheral devices if said second CPU has been assigned a higher said relative priority. 6. The computer system of claim 1 further comprising a first diagnostic logic resident in said first CPU and a second diagnostic logic in said second CPU. 7. The computer system of claim 6 wherein said I/O module further comprises identification means responsive to said first diagnostic logic and said second diagnostic logic, for identifying one of said first and second CPUs as malfunctioning. 8. The computer system of claim 7 wherein said transmission means is further responsive to said identification means such that the contents of said first FIFO buffer is transmitted to the peripheral devices if said second CPU is identified as malfunctioning, orthe contents of said second FIFO buffer is transmitted to the peripheral devices if said first CPU is identified as malfunctioning. 9. The computer system of claim 7 wherein said transmission means is further responsive to said identification means such thatthe contents of said first CPU buffer is transmitted to the peripheral devices if said second CPU is identified as malfunctioning, orthe contents of said second CPU buffer is transmitted to the peripheral devices if said first CPU is identified as malfunctioning. 10. A method for reliably exchanging data between peripheral devices and a computer system having a first CPU with a buffer operating in lock-step with a second CPU with a buffer, said method comprising the steps of:comparing a data output stream from the first CPU with a contemporaneous data output stream from the second CPU to obtain a bit-by-bit comparative reading;transmitting said first CPU data output stream to the peripheral devices if said comparative reading indicates no difference between said first CPU data output stream and said second CPU data output stream;transmitting said first CPU data output stream to a first FIFO buffer if said comparative reading indicates a difference between said first CPU data output stream and said second CPU data output stream, and transmitting said second CPU data output stream to a second FIFO buffer if said comparative reading indicates a difference between said first CPU data output stream and said second CPU data output stream;buffering each bit of said first CPU data output stream in said first FIFO buffer; buffering each bit of said second CPU data output stream in said second FIFO buffer;executing contemporaneous respective diagnostic procedures in the first CPU and the second CPU;retaining at least a second portion of said first CPU data output stream in the first CPU buffer if said diagnostic procedures indicate the fist CPU to be malfunctioning: andretaining at least a second portion of said second CPU data output stream in the second CPU buffer if said diagnostic procedures indicate the second CPU to be malfunctioning. 11. The method of claim 10 further comprising the steps of:transmitting the contents of said second FIFO to the peripheral devices if said diagnostic procedures indicate the first CPU to be malfunctioning; andtransmitting the contents of said first FIFO to the peripheral devices if said diagnostic procedures indicate the second CPU to be malfunctioning. 12. The method of claim 11 further comprising the steps of:isolating the first CPU if said diagnostic procedures indicate the first CPU to be malfunctioning; andisolating the second CPU if said diagnostic procedures indicate the second CPU to be malfunctioning. 13. The method of claim 10 further comprising the steps of:accessing a first error correction history for the first CPU;accessing a first error correction history for the second CPU;if said error correction histories indicate that the second CPU has a higher error correction rate than the first CPU, assigning a higher priority to the first CPU; andif said error correction histories indicate that the first CPU has a higher error correction rate than the second CPU, assigning a higher priority to the second CPU. 14. The method of claim 13 further comprising the steps of:transmitting the contents of said first FIFO to the peripheral devices if the first CPU has been assigned a higher priority; andtransmitting the contents of said second FIFO to the peripheral devices if the second CPU has been assigned a higher priority. 15. The method of claim 10 further comprising the steps of:transmitting the contents of said first CPU buffer to the peripheral devices if said diagnostic procedures indicate the second CPU to be malfunctioning; andtransmitting the contents of said second CPU buffer to the peripheral devices if s aid diagnostic procedures indicate the first CPU to be malfunctioning.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (209)
Lord Christopher C. ; Schwartz David B., Active failure detection.
Bienvenu Jacques (Paris FRX) Carre Claude (La Varenne-St-Hilaire FRX) Dufond Patrick (Paris FRX) Tuong Duc L. (Paris FRX) deRivet Philippe-Hubert (Paris FRX) Verdier Henri (Paris FRX) Bradley John J., Apparatus and method for providing synchronization between processes and events occurring at different times in a data p.
Budde David L. (Portland OR) Carson David G. (Hillsboro OR) Cornish Anthony L. (Essex OR GB2) Johnson David B. (Portland OR) Peterson Craig B. (Portland OR), Apparatus for recovery from failures in a multiprocessing system.
Glazer Sam D. (New York NY) Baumbach James (Brooklyn NY) Borg Anita (New York NY) Wittels Emanuel (Englewood Cliffs NJ), Backup fault tolerant computer system.
Garnett Paul J.,GBX ; Rowlinson Stephen,GBX ; Oyelakin Femi A.,GBX, Bridge interfacing two processing sets operating in a lockstep mode and having a posted write buffer storing write operations upon detection of a lockstep error.
Clark Alan R. (Endicot NY) Higham Joseph P. (Endicot NY) Hughes James E. (Hallstead PA) Valashinas James W. (Endicott NY), Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to.
Bordsen Donald T. (St. Paul) Cooper Thomas P. (New Brighton) Esson Robert F. (Vadnais Heights) Hill Michael J. (Vadnais Heights) Jordan John R. (St. Paul) Kessler Joseph E. (St. Anthony) Konrad Denni, Cache memory with data compaction for use in the audit trail of a data processing system having record locking capabilit.
Ranson Gregory L. ; Brockmann Russell C. ; Naas Robert E., Circuitry and method for detecting signal patterns on a bus using dynamically changing expected patterns.
Abel Mark J. (Middleburg Heights OH) Kwan Chi L. (Naperville IL) Polli Philip V. (Elk Grove Village IL) Veach Michael T. (Naperville IL), Computer system fault recovery based on historical analysis.
Cassarino ; Jr. Frank V. (Weston MA) Bekampis George J. (Sudbury MA) Conway John W. (Waltham MA) Lemay Richard A. (Bolton MA), Data processing system providing split bus cycle operation.
Waldecker Donald E. (Round Rock TX) Wright Charles G. (Round Rock TX), Data processing system with a plurality of processors accessing a common bus to interleaved storage.
Ishikawa Osamu,JPX ; Ito Toshikazu,JPX ; Yamamoto Satoshi,JPX ; Endo Yoshikazu,JPX, Data transfer methods and controller for transferring data in blocks without crossing certain address boundaries.
Horvath Charles J. (Concord MA) Leavitt William I. (Grafton MA) Tetreault Mark D. (Northborough MA) Green Gregory M. (Boxborough MA) Churchill Peter C. (Boxborough MA), Digital data processing methods and apparatus for fault detection and fault tolerance.
Horvath Charles J. ; Leavitt William I. ; Tetreault Mark D. ; Green Gregory M. ; Churchill Peter C., Digital data processing methods and apparatus for fault detection and fault tolerance.
Leavitt William I. ; Clemson Conrad R. ; Somers Jeffrey S. ; Chaves John M. ; Barbera David R. ; Clayton Shawn A., Digital data processing methods and apparatus for fault isolation.
Hendrie Gardner C. (Marlboro MA) Baty Kurt F. (Medway MA) Dynneson Ronald E. (Brighton MA) Falkoff Daniel M. (Natick MA) Reid Robert (Dunstable MA) Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medwa, Digital data processor apparatus with pipelined fault tolerant bus protocol.
Long William L. (Pembroke MA) Wambach Robert F. (Attleboro MA) Baty Kurt F. (Medway MA) Lamb Joseph M. (Hopedale MA) McNamara John E. (Maynard MA), Digital data processor with fault tolerant peripheral bus communications.
Long William L. (Pembroke MA) Wambach Robert F. (Attleboro MA) Baty Kurt F. (Medway MA) Lamb Joseph M. (Hopedale MA), Digital data processor with fault-tolerant peripheral interface.
Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medway MA) Reid Robert (Dunstable MA) Hendrie Gardner C. (Marlboro MA) Falkoff Daniel M. (Natick MA) Dynneson Ronald E. (Brighton MA) Clemson Daniel M. (, Digital data processor with high reliability.
Stauffer David Robert (Milton VT) McMahon Rebecca Stempski (San Jose CA), Direct memory access acceleration device for use in a data processing system.
Creedon Tadhg (Galway IEX) O\Neill Eugene G. (Galway IEX) O\Connell Anne (Galway IEX), Direct memory access controller handling exceptions during transferring multiple bytes in parallel.
Perucca Giovanni (Turin IT) Melindo Flavio (Turin IT) De Vincentiis Girolamo (San Mauro Torinese IT), Dual testing system for supervising duplicated telecommunication equipment.
Drew J. Dutton ; Dan S. Mudgett ; Scott A. White, Electronic system and method for implementing functional redundancy checking by comparing signatures having relatively small numbers of signals.
Guenthner Russell W. (Glendale AZ) Eckard Clinton B. (Glendale AZ) Rabins Leonard (Scottsdale AZ) Shelly William A. (Phoenix AZ) Lange Ronald E. (Glendale AZ) Edwards David S. (Phoenix AZ) Flocken Br, Error detection in the basic processing unit of a VLSI central processor.
Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Mazur Dennis (Worcester MA) Munzer John (Brookline MA) Bernaby Frank (Haverhill MA) Bhatia Jay H. (Acton MA), Fault tolerant computer systems with fault isolation and repair.
Long William L. (Pembroke MA) Wambach Robert F. (Attleboro MA) Baty Kurt F. (Medway MA) Lamb Joseph M. (Hopedale MA), Fault tolerant digital data processor with improved bus protocol.
Long William F. (Pembroke MA) Wambach Robert F. (Attleboro MA) Baty Kurt F. (Medway MA) Lamb Joseph M. (Hopedale MA), Fault tolerant digital data processor with improved input/output controller.
Tetreault Mark D. (Northborough MA) Horvath Charles J. (Concord MA) Leavitt William I. (Grafton MA), Fault-tolerant computer system employing an improved error-broadcast mechanism.
Jewett Douglas E. (Austin TX) Bereiter Tom (Austin TX) Vetter Brian (Austin TX) Banton Randall G. (Austin TX) Cutts ; Jr. Richard W. (Georgetown TX) Westbrook ; deceased Donald C. (late of Austin TX , Fault-tolerant computer system with online recovery and reintegration of redundant components.
Vrba Richard Alan ; Klecka James Stevens ; Fey ; Jr. Kyran Wilfred ; Lamano Larry Leonard ; Mehta Nikhil A., High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors.
Dumarot Daniel P. (Washingtonville NY) Garcia Armando (Yorktown Heights NY), High-performance, multi-bank global memory card for multiprocessor systems.
Marks Randal S. ; Roberson Randy L. ; Shen Diana ; Sicola Stephen J., Host transparent storage controller failover/failback of SCSI targets and associated units.
Bailis Robert Thomas ; Bonds ; Jr. Thomas Lee ; Draughn Roy Lee ; Genzlinger Alvin Dean ; Jensen David John ; Lingafelt Charles Steven ; Oakley Brian Scott ; Ward Michael James, Hot plug of adapters using optical switches.
Adams ; Jr. Robert L. (Kingston NY) Grant Carl H. (Woodstock NY) Stevens Karl W. (Saugerties NY), I/O Interrupt sequencing for real time and burst mode devices.
Woods ; John M. ; Porter ; Marion G. ; Mills ; Donald V. ; Weller ; III ; Edward F. ; Patterson ; Garvin Wesley ; Monahan ; Earnest M., Input/output processing system utilizing locked processors.
Rubinson Barry L. (Colorado Springs CO) Gardner Edward A. (Colorado Springs CO) Grace William A. (Colorado Springs CO) Lary Richard F. (Colorado Springs CO) Keck Dale R. (Colorado Springs CO), Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems.
Atac Robert (Aurora IL) Fischler Mark S. (Warrenville IL) Husby Donald E. (DeKalb IL), Interprocessor bus switching system for simultaneous communication in plural bus parallel processing system.
Tuchler Daniel S. (Newton MA) Allen Bruce S. (Concord MA), Interrupt system for transmitting interrupt request signal and interrupt vector based upon output of synchronized counte.
Cutts ; Jr. Richard W. ; Debacker Kenneth C. ; Horst Robert W. ; Mehta Nikhil A. ; Jewett Douglas E. ; Allison John David ; Southworth Richard A., Interrupts between asynchronously operating CPUs in fault tolerant computer system.
Holm, Ingemar; Kohler, Helmut; Mannherz, Peter; Schumacher, Norbert; Zilles, Gerhard, Method and apparatus for checking the address and contents of a memory array.
Carmichael Richard D. ; Ward Joel M. ; Winchell Michael A., Method and apparatus for controlling I/O channels responsive to an availability of a plurality of I/O devices to transf.
Lawrence Kenneth J. (Rochester MN) McDermott Michael J. (Oronoco MN), Method and apparatus for deriving mirrored unit state when re-initializing a system.
Casorso Anthony J. (Westminster CO) Haldeman David P. (Broomfield CO), Method and apparatus for ensuring data integrity in a dynamically mapped data storage subsystem.
Goodrum Alan L. ; Autor Jeffrey S. ; Culley Paul R. ; Miller Joseph P. ; Tavallaei Siamak ; Basile Barry P. ; Richard Elizabeth A. ; Rose Eric E., Method and apparatus for identifying faulty devices in a computer system.
Thiel Tamiko (Somerville MA) Clayton Richard (Stow MA) Feyman Carl (Cambridge MA) Hillis W. D. (Cambridge MA) Kahle Brewster (Boston MA), Method and apparatus for interconnecting processors in a hyper-dimensional array.
Husak David J. (Windham NH) Madnick Jay L. (Derry NH) Hauser Stephen A. (Burlington MA), Method and apparatus for live insertion and removal of electronic sub-assemblies.
Duncan Samuel Hammond ; Keefer Craig Durand ; McLaughlin Thomas Adam ; Guglielmi Paul Michael, Method and apparatus for providing DMA transfers between devices coupled to different host bus bridges.
Liddell David C. (Tyne & Wear GBX) Williams Emrys J. (Milton Keynes GBX), Method and apparatus for reducing the effects of hardware faults in a computer system employing multiple central process.
Green Gregory M. (Boxborough MA) Kohalmi Steven (Newton MA) Bricknell Karen R. (Berlin MA), Method and apparatus for validating I/O addresses in a fault-tolerant computer system.
Duncan Samuel Hammond ; Keefer Craig Durand ; McLaughlin Thomas Adam ; Guglielmi Paul Michael, Method and apparatus providing DMA transfers between devices coupled to different host bus bridges.
BeMent Bradley Earl (Farmington Hills MI) Tiedje Kevin Mark (Farmington Hills MI) Crawford Robert Dennis (Livonia MI), Method and system for detecting fault conditions on multiplexed networks.
Bass Brian Mitchell ; Hubbard James Allison ; Oman Price Ward ; Pita Frank J., Method and system for enabling nondisruptive live insertion and removal of feature cards in a computer system.
Herdeg Glenn Arthur ; Duncan Samuel Hammond ; Mayo David Thomas ; Hayes Dennis Francis, Method for communicating interrupt data structure in a multi-processor computer system.
Bradley Frank (Cliffside Park NJ) Fletcher Royce (Santa Cruz CA), Method for determining reliability of high speed digital transmission by use of a synchronized low speed side channel.
McLaughlin Paul F. (Hatfield PA) Bristow Robert W. (Hatboro PA) Kummer Karl T. (Doylestown PA), Method for enacting failover of a 1:1 redundant pair of slave processors.
Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA) , Method for executing I/O request by I/O processor after receiving trapped memory address directed to I/O device from all.
Ohran Richard S. ; Rollins Richard N. ; Ohran Michael R. ; Marsden Wally, Method for improving recovery performance from hardware and software errors in a fault-tolerant computer system.
Wallach Walter A. ; Khalili Mehrdad ; Mahalingam Mallikarjunan ; Reed John M., Method for the hot add of a network adapter on a system including a dynamically loaded adapter driver.
Fujiwara Shinji (Yokohama JPX), Method of designated time interval reservation access process of online updating and backing up of large database versio.
Sonnier David Paul ; Baker William Edward ; Bunton William Patterson ; Fowler Daniel L. ; Jones ; Jr. Curtis Willard ; Krause John C. ; Simpson Michael P. ; Watson William Joel, Method of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corres.
Stiffler Jack J. (Concord MA) Karp Richard A. (Bedford MA) Nolan ; Jr. James M. (Holliston MA) Budwey Michael J. (Holliston MA) Wallace David A. (Chelmsford MA), Modular computer system.
Stiffler Jack J. (Concord MA) Karp Richard A. (Bedford MA) Nolan ; Jr. James M. (Holliston MA) Budwey Michael J. (Holliston MA) Wallace David A. (Chelmsford MA), Modular computer system.
Cartret Roger (Colombes FRX) Volpe Giovanni (Colombes FRX), Multi-level arbitration system for decentrally allocating resource priority among individual processing units.
Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
Jewett Douglas E. (Austin TX), Multiprocessor system with each processor executing the same instruction sequence and hierarchical memory providing on d.
Quinquis Jean-Paul (rue de Cornic Perros Guirec FRX 22700) Devault Michel A. (22 ; rue de Bourgogne Lannion FRX 22300), Multiprocessor topology with plural bases for directly and indirectly coupling addresses and relay stations.
Whiteside Arliss E. (Royal Oak MI) Freedman Morris D. (Southfield MI) Tasar Omur (Harvard MA) Rothschild Alexander M. (Ann Arbor MI), Operations controller for a fault-tolerant multiple computer system.
Baty Kurt F. (Medway MA) Horvath ; Jr. Charles J. (Boston MA) Clemson Richard C. (Newton MA) Bleiweiss Scott J. (Wrentham MA) Wolff Kenneth T. (Harvard MA), Optimized interconnect networks.
Egan Patrick Kevin ; Moertl Daniel Frank ; Osten Thomas James ; Sucher Daniel James, Peripheral component interconnect (PCI) architecture having hot-plugging capability for a data-processing system.
Garnett Paul J.,GBX ; Rowlinson Stephen,GBX ; Oyelakin Femi A.,GBX ; Rafferty Jarrod S. ; Craddock Elizabeth L., Processor bridge with dissimilar data registers which is operable to disregard data differences for dissimilar data direct memory accesses.
Bridges Jeffrey Todd ; Green ; III Edward Hammond ; Hofmann Richard Gerard ; Otero David ; Schaffer Mark Michael ; Wilkerson Dennis Charles, Processor local bus posted DMA FlyBy burst transfers.
Courter Daniel Keith ; Hu Ming-Hung ; Kunioka-Weis Laura Michiko ; Majithia Thomas ; Matamoros Deborah A. ; Ruddy James Alan ; Wang Yufen, Recovering different types of objects with one pass of the log.
Danielsen Carl M. (Lake Zurich IL) Dabbish Ezzat A. (Buffalo Grove IL) Puhl Larry C. (Sleepy Hollow IL), Redundant microprocessor control system using locks and keys.
Godiwala Nitin D. (Boylston MA) Maskas Barry A. (Sterling MA) Thaller Kurt M. (Acton MA) Metzger Jeffrey A. (Leominster MA), Scheme for error handling in a computer system.
Horst Robert W. ; Garcia David J. ; Bunton William Patterson ; Bruckert William F. ; Fowler Daniel L. ; Jones ; Jr. Curtis Willard ; Sonnier David Paul ; Watson William Joel ; Williams Frank A., Self-checked, lock step processor pairs.
Hill Michael James ; Cooper Thomas Pearson ; Konrad Dennis Richard ; Nowatzki Thomas L., System and method for arranging database restoration data for efficient data recovery in transaction processing systems.
Reimer James A. (Morgan Hill CA) Reinsch Roger A. (Cupertino CA), System and method for providing merchant information and establishing links to merchants while presenting a movie.
Service John D. (Chelmsford MA) Jones ; Jr. Walter A. (Carlisle MA) Urmston Richard (Westboro MA) Beaverson Arthur J. (Boxborough MA) Horvath Charles J. (Concord MA) Trask Matthew A. (Bourne MA) Vach, System console terminal for fault tolerant computer system.
Yakushiji Hiroshi,JPX ; Osaki Tomoko,JPX ; Sato Reiko,JPX ; Iwawaki Masato,JPX, System control apparatus including a master control unit and a slave control unit which maintain coherent information.
Fogg ; Jr. Richard G. (Austin TX) Mathis Joseph R. (Georgetown TX) Nicholson James O. (Austin TX), System for DMA block data transfer based on linked control blocks.
Riley Dwight D. ; Elliott Robert C., System for DMA controller sharing control signals in conventional mode and having separate control signals for each num.
Irwin John W. (Georgetown TX), System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically.
Sethuram Jay ; Sadger Haim ; Kahn Kevin C. ; Mighani Farhad, System for performing DMA transfer with a pipeline control switching such that the first storage area contains location.
Lamb Joseph M. (Hopedale MA), System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devic.
Bressoud Thomas C. ; Ahern John E. ; Birman Kenneth P. ; Cooper Robert C. B. ; Glade Bradford B. ; Schneider Fred B. ; Service John D., Transparent fault tolerant computer system.
Bressoud Thomas C. ; Ahern John E. ; Birman Kenneth P. ; Cooper Robert C. B. ; Glade Bradford B. ; Schneider Fred B. ; Service John D., Transparent fault tolerant computer system.
Baker Ernest D. (Boca Raton FL) Dinwiddie ; Jr. John M. (West Palm Beach FL) Grice Lonnie E. (Boca Raton FL) Joyce James M. (Boca Raton FL) Loffredo John M. (Deerfield Beach FL) Sanderson Kenneth R. , Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.