$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High voltage insertion in flash memory cards 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-007/00
출원번호 US-0209644 (2002-08-01)
발명자 / 주소
  • Dvir, Ran
  • Cohen, Zeev
출원인 / 주소
  • Saifun Semiconductors Ltd., Infineon Technologies Flash Ltd.
대리인 / 주소
    Eitan, Pearl, Latzer & Cohen Zedek, LLP
인용정보 피인용 횟수 : 3  인용 특허 : 173

초록

A flash memory card including a controller, at least one control pad, at least one memory, and a high voltage switch logic module in communication with the at least one control pad, the controller and the at least one memory, the high voltage switch logic module being adapted to selectively route vo

대표청구항

1. A flash memory card comprising:a controller;at least one control pad;at least one memory; anda high voltage switch logic module in communication with said at least one control pad, said controller and said at least one memory, said high voltage switch logic module being adapted to selectively rou

이 특허에 인용된 특허 (173)

  1. Nachumovsky Ishai,ILX, Area efficient column select circuitry for 2-bit non-volatile memory cells.
  2. Tran Hieu Van ; Khan Sakhawat M. ; Korsh George J., Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit system.
  3. Hollmer Shane ; Chen Pau-Ling, Auto adjusting window placement scheme for an NROM virtual ground array.
  4. Pan Feng ; Bill Colin S., Automated reference cell trimming verify.
  5. Dadashev Oleg,ILX, Bit line control circuit for a memory array using 2-bit non-volatile memory cells.
  6. Bill Colin ; Gutala Ravi ; Zhou Qimeng (Derek) ; Su Jonathan, Bit line discharge method for reading a multiple bits-per-cell flash EEPROM.
  7. Lee Peter W. ; Tsao Hsing-Ya,TWX ; Hsu Fu-Chang,TWX, Bit-refreshable method and circuit for refreshing a nonvolatile flash memory.
  8. Cricchi James R. (Catonsville MD), Common memory gate non-volatile transistor memory.
  9. Chang Kuo-Tung (Austin TX) Chang Ko-Min (Austin TX), Cross-point eeprom memory array.
  10. Diaz Carlos H., Device and method of manufacture for protection against plasma charging damage in advanced MOS technologies.
  11. Hong Gary (Hsin TWX) Ko Joe (Hsinchu TWX), Device for preventing antenna effect on circuit.
  12. Lavi Yoav,ILX ; Nachumovsky Ishai,ILX, EEPROM array using 2-bit non-volatile memory cells and method of implementing same.
  13. Brahmbhatt Dhaval J. (San Jose CA), EPROM array segmented for high performance and method for controlling same.
  14. Eitan Boaz (Sunnyvale CA), EPROM virtual ground array.
  15. Kotecha, Harish N.; Noble, Jr., Wendell P.; Wiedman, III, Francis W., Electrically alterable double dense memory.
  16. Higa Tomoko (Tokyo JPX), Electrically erasable and programmable read only memory device with simple controller for selecting operational sequence.
  17. Amin Alaaeldin A. M. (Dhahran CA SAX) Brennan ; Jr. James (Saratoga CA), Electrically reprogrammable EPROM cell with merged transistor and optimum area.
  18. Koyama Shoji (Tokyo JPX), Erasable, programmable read-only memory device.
  19. Freiberger Philip E. (Santa Clara CA) Yau Leopoldo D. (Portland OR) Pan Cheng-Sheng (Sunnyvale CA) Sery George E. (San Franciso CA), Fabrication of interpoly dielctric for EPROM-related technologies.
  20. Eitan Boaz, Fast EPROM array.
  21. Yiu Tom D. (Milpitas CA) Wan Ray L. (Milpitas CA) Hsiao Ling-Wen (Taipei TWX) Lin Tien-Ler (Cupertino CA) Shone Fuchia (Hsinchu TWX), Fast FLASH EPROM programming and pre-programming circuit design.
  22. Song Bok Nam,KRX, Flash EEPROM cell, method of manufacturing the same, method of programming and method of reading the same.
  23. Harari Eliyahou (104 Auzerais Court Los Gatos CA 95030), Flash EEPROM system cell array with more than two storage states per memory cell.
  24. Harari Eliyahou ; Mehrotra Sanjay, Flash EEprom system.
  25. Mihnea Andrei ; Rudeck Paul J. ; Chen Chun, Flash memory cell.
  26. Fong Vincent L. (Cuppertino CA), Flash memory having adaptive sensing and method.
  27. Okazawa Takeshi,JPX, Flash memory including improved transistor cells and a method of programming the memory.
  28. Norman Robert, Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of.
  29. Yiu Tom D. H. (Milpitas CA), Flat-cell read-only-memory integrated circuit.
  30. Paterson James L. (Richardson TX) Haken Roger A. (Richardson TX), Floating gate memory with improved dielectric.
  31. Yiu Tom D. H. (Milpitas CA) Shone Fuchia (Hsinchu CA TWX) Lin Tien-Ler (Cupertino CA) Chen Ling (Sunnyvale CA), Floating gate or flash EPROM transistor array having contactless source and drain diffusions.
  32. Mitchell Allan T. (Garland TX) Tigelaar Howard L. (Allen TX), Four memory state EEPROM.
  33. Hollmer Shane C. ; Pawletko Joseph G. ; Chung Michael S. C., Global erase/program verification apparatus and method.
  34. Wu Shye-Lin,TWX, High density flat cell mask ROM.
  35. Liu Kwo-Jen ; Cheng Chuck Cheuk-Wing, High speed, noise immune, single ended sensing scheme for non-volatile memories.
  36. Frary Kevin W. (Fair Oaks CA) Sambandan Sachidanandan (Folsom CA), High-speed bias-stabilized current-mirror referencing circuit for non-volatile memories.
  37. Bell Antony G. (Sunnyvale CA), Insulated gate field-effect transistor read-only memory array.
  38. Hayes James A. (Mountain View CA), Insulated gate field-effect transistor read-only memory cell.
  39. Chang Yun,TWX ; Shone Fuchia,TWX ; Huang Chin-Yi,TWX ; Peng Nai chen,TWX, Interpoly dielectric process.
  40. Ko Joe (Hsinchu TWX) Hsu Bill (Hsinchu TWX), Layout design to eliminate process antenna effect.
  41. Chevallier Christophe J., Leakage detection in flash memory cell.
  42. Chang Shang-De (Fremont CA) Chang Jia-Hwang (Cupertino CA) Chow Edwin (Saratoga CA), Low voltage one transistor flash EEPROM cell using Fowler-Nordheim programming and erase.
  43. Yamada Takayuki,JPX ; Nakabayashi Takashi,JPX ; Arai Masatoshi,JPX ; Yabu Toshiki,JPX ; Eriguchi Koji,JPX, MIS device, method of manufacturing the same, and method of diagnosing the same.
  44. Egawa Yuichi (Tokyo JPX) Wada Toshio (Tokyo JPX) Iwasa Shoichi (Tokyo JPX), MOS-type semiconductor device and method of making the same.
  45. Irani Rustom F. (Santa Clara CA) Kazerounian Reza (Alameda CA) Nelson Mark Michael (Pocatello ID), Manufacturing method for ROM array with minimal band-to-band tunneling.
  46. Van Buskirk Michael A. (San Jose CA) Briner Michael (San Jose CA), Memory architecture for a three volt flash EEPROM.
  47. Wolstenholme Graham (Boise ID) Bergemont Albert (San Jose CA) Shacham Etan (Cupertino CA), Memory array with field oxide islands eliminated and method.
  48. Liang Mong-Song (Milpitas CA) Lee Tien-Chiun (Sunnyvale CA), Memory cell having hot-hole injection erase mode.
  49. Bez Roberto,ITX ; Modelli Alberto,ITX, Memory device with a cell array in triple well, and related manufacturing process.
  50. Rajkanan Kamal (Melville NY) Multani Jagir S. (Dix Hills NY), Memory implant profile for improved channel shielding in electrically alterable read only memory semiconductor device.
  51. Eitan Boaz,ILX ; Dadashev Oleg,ILX, Method and apparatus for operating with a close to ground signal.
  52. Rashid Mamun (Davis CA) Bauer Mark (Cameron Park CA) Yarlagadda Chakravarthy (Citrus Heights CA) Kwong Phillip M. L. (Folsom CA) Fazio Albert (Los Gatos CA), Method and apparatus for verifying the programming of multi-level flash EEPROM memory.
  53. Fazio Albert (Los Gatos CA) Atwood Gregory E. (San Jose CA) Mi James Q. (Sunnyvale CA), Method and circuitry for storing discrete amounts of charge in a single memory element.
  54. Fazio Albert ; Atwood Gregory E. ; Mi James Q., Method and circuitry for storing discrete amounts of charge in a single memory element.
  55. Bauer Mark E. ; Wells Steven ; Brown David M. ; Javanifard Johnny ; Sweha Sherif ; Hasbun Robert N. ; Gallagher Gary J. ; Rashid Mamun ; Rozman Rodney R. ; Hawk Glen ; Blanchard George ; Winston Mark, Method and circuitry for usage of partially functional nonvolatile memory.
  56. Hong Gary (Hsinchu TWX), Method for fabricating a self aligned mask ROM.
  57. Gill Manzur (Saratoga CA) Shacham Etan (Cupertino CA), Method for forming field oxide regions.
  58. Woo Been-Jon (Saratoga CA) Holler Mark A. (Palo Alto CA), Method for improving erase characteristics of buried bit line flash EPROM devices without using sacrificial oxide growth.
  59. Eitan Boaz,ILX, Method for initiating a retrieval procedure in virtual ground arrays.
  60. Pasotti Marco,ITX ; Lhermet Frank,ITX ; Rolandi Pier Luigi,ITX, Method for maintaining the memory content of non-volatile memory cells.
  61. Chang Thomas T. L. (Santa Clara CA) Ho Chun (Cupertino CA) Malhotra Arun K. (Mt. View CA), Method for making electrically programmable memory device by doping the floating gate by implant.
  62. Reisinger Hans,DEX, Method for operating a non-volatile memory cell arrangement.
  63. Hakozaki Kenji (Tenri JPX) Sato Shin-ichi (Nara JPX), Method for producing a floating gate memory device including implanting ions through an oxidized portion of the silicon.
  64. Kazerounian Reza (Alameda CA) Eitan Boaz (Sunnyvale CA), Method for programming a floating gate memory device.
  65. Cohen Zeev,ILX ; Eitan Boaz,ILX ; Maayan Eduardo,ILX, Method for programming of a semiconductor memory cell.
  66. Derhacobian Narbeh ; Fang Hao, Method for reducing program disturb during self-boosting in a NAND flash memory.
  67. Sali Mauro,ITX ; Dallabora Marco,ITX ; Carrera Marcello,ITX, Method for setting the threshold voltage of a reference memory cell.
  68. Derhacobian Narbeth ; Van Buskirk Michael ; Sobeck Daniel ; Wang Janet S. Y. ; Chang Chi, Method of erasing non-volatile memory cells.
  69. Ranaweera Jeewika Chandanie,CAX ; Kalastirsky Ivan ; Gulersen Elvira,CAX ; Ng Wai Tung,CAX ; Salama Clement Andre T.,CAX, Method of fabricating a fast programmable flash E.sup.2 PROM cell.
  70. Sakurai Yasuhiro (Saitama JPX) Kishi Toshiyuki (Saitama JPX), Method of fabricating a semiconductor nonvolatile storage device.
  71. Derhacobian Narbeh ; Hollmer Shane C. ; Sunkavalli Ravi S., Method of maintaining constant erasing speeds for non-volatile memory cells.
  72. Hsu Chen-Chung,TWX, Method of making ROM components.
  73. McElroy David J. (Houston TX), Method of making a high density floating gate electrically programmable ROM.
  74. Shrivastava Ritu (Fremont CA), Method of making flash EPROM cell having improved erase characteristics by using a tilt angle implant.
  75. Ghneim Said N. ; Fulford ; Jr. H. Jim, Method of making non-volatile memory device having a floating gate with enhanced charge retention.
  76. Jacobs Erwin (Vaterstetten DEX) Schwabe Ulrich (Munich DEX) Takacs Dezso (Munich DEX), Method of making very short channel length MNOS and MOS devices by double implantation of one conductivity type subseque.
  77. Lee Roger R. (Boise ID), Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transi.
  78. Hayabuchi Itsunari (Chiba JPX), Method of producing semiconductor devices of a MONOS type.
  79. Takeshima Toshio,JPX, Method of restoring data in non-volatile semiconductor memory.
  80. Tomioka Yugo (Sagamihara JPX) Iwasa Shoichi (Sagamihara JPX) Sato Yasuo (Sagamihara JPX) Wada Toshio (Sagamihara JPX) Anzai Kenji (Sagamihara JPX), Method of writing into non-volatile semiconductor memory.
  81. Koike Hideharu (Yokohama JPX), Multi-bit-per-cell read only memory circuit.
  82. Ohta Yoshiji (Ikoma JPX), Multi-level memory cell with increased read-out margin.
  83. Wen Jemmy,TWX, Multi-stage ROM structure and method for fabricating the same.
  84. Mehrotra Sanjay (Milpitas CA) Harari Eliyahou (Los Gatos CA) Lee Winston (San Francisco CA), Multi-state EEprom read and write circuits and techniques.
  85. Schmitt-Landsiedel Doris,DEX ; Thewes Roland,DEX ; Bollu Michael,DEX ; von Basse Paul-Werner,DEX, Multi-value read-only memory cell having an improved signal-to-noise ratio.
  86. Akaogi Takao ; Cleveland Lee Edward ; Nguyen Kendra, Multiple bank simultaneous operation for a flash memory.
  87. Eitan Boaz,ILX, NROM cell with improved programming, erasing and cycling.
  88. Boaz Eitan IL, NROM cell with self-aligned programming and erasure areas.
  89. Eitan Boaz,ILX, NROM fabrication method with a periphery portion.
  90. Bass ; Jr. Roy S. (Underhill VT) Bhattacharyya Arup (Essex Junction VT) Grise Gary D. (Colchester VT), Non-volatile memory cell having Si rich silicon nitride charge trapping layer.
  91. Aozasa Hiroshi,JPX ; Hayashi Yutaka,JPX, Non-volatile memory cell having dual gate electrodes.
  92. Christie Kenneth Howard (Hopewell Junction NY) DeWitt David (Los Gatos CA) Johnson William Stanford (Hopewell Junction NY), Non-volatile metal nitride oxide semiconductor device.
  93. Mirabel Jean-Michel (Gardanne FRX), Non-volatile programmable bistable multivibrator in predefined initial state for memory redundancy circuit.
  94. Mirabel Jean-Michel (Gardanne FRX), Non-volatile programmable bistable multivibrator, programmable by the source, for memory redundancy circuit.
  95. Mitchell Allan T. (Garland TX) Riemenschneider Bert R. (Murphy TX), Non-volatile semiconductor memory.
  96. Fukumoto Katsumi,JPX, Non-volatile semiconductor memory allowing user to enter various refresh commands.
  97. Wada Toshio (Tokyo JPX) Anzai Kenji (Tokyo JPX) Iwasa Shoichi (Tokyo JPX) Sato Yasuo (Tokyo JPX) Egawa Yuichi (Tokyo JPX), Non-volatile semiconductor memory cell capable of storing more than two different data and method of using the same.
  98. Eitan Boaz,ILX, Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping.
  99. Ohya Shuichi (Tokyo JA) Kikuchi Masanori (Tokyo JA), Non-volatile semiconductor memory device.
  100. Sawada Kikuzo (Tokyo JPX) Wada Toshio (Tokyo JPX), Non-volatile semiconductor memory device capable of storing multi-value data in each memory cell.
  101. Sawada Kikuzo (Tokyo JPX) Sugawara Yoshikazu (Tokyo JPX), Non-volatile semiconductor memory device detachable deterioration of memory cells.
  102. Sawada Kikuzo (Tokyo JPX) Wada Toshio (Tokyo JPX) Sugawara Yoshikazu (Tokyo JPX), Non-volatile semiconductor memory device having memory cells, each for at least three different data writable thereinto.
  103. Kohda Kenji (Hyogo JPX) Toyama Tsuyoshi (Hyogo JPX) Ando Nobuaki (Hyogo JPX) Noguchi Kenji (Hyogo JPX) Kobayashi Shinichi (Hyogo JPX), Non-volatile semiconductor memory device with facility of storing tri-level data.
  104. Bate Robert T. (Garland TX), Non-volatile semiconductor memory elements.
  105. Tsuruta Masataka (Kyoto JPX), Non-volatile semiconductor memory with outer drain diffusion layer.
  106. Fratin Lorenzo,ITX ; Ravazzi Leonardo,ITX ; Riva Carlo,ITX, Nonvolatile memory cell and a method for forming the same.
  107. Wang Hsingya A. (Saratoga CA) Hsu James J. (Saratoga CA), Nonvolatile memory cell formed using self aligned source implant.
  108. Wang Hsingya Arthur (Saratoga CA) Hsu James Juen (Saratoga CA), Nonvolatile memory cell formed using self aligned source implant.
  109. Takeuchi Nobuyoshi,JPX, Nonvolatile memory device with verify function.
  110. Mills Duane R. (Folsom CA) Hazen Peter K. (Sacramento CA), Nonvolatile memory with a programmable output of selectable width and a method for controlling the nonvolatile memory to.
  111. Naruke Kiyomi (Kanagawa JPX), Nonvolatile semiconductor memory system with a plurality of erase blocks.
  112. You Jyh-Cheng,TWX ; Chen Pei-Hung,TWX ; Yu Shau-Tsung,TWX ; Chu Yi-Jing,TWX, Post metal code engineering for a ROM.
  113. Yang Andrew ; Hollmer Shane ; Le Binh Q., Precharging mechanism and method for NAND-based flash memory devices.
  114. Khan Sakhawat M. ; Korsh George J., Precision programming of nonvolatile memory cells.
  115. Holler Mark A. (Palo Alto CA) Tam Simon M. (San Mateo CA), Process for fabricating electrically alterable floating gate memory devices.
  116. Schwabe Ulrich (Vaterstetten DEX) Jacobs Erwin (Munich DEX), Process for producing an integrated multi-layer insulator memory cell.
  117. Yang Ming-Tzong (Hsin-chu TWX) Huang Cheng-Han (Hsin-chu TWX) Hsue Chen-Chiu (Hsin-chu TWX), Process for producing memory devices having narrow buried N+lines.
  118. Eitan Boaz,ILX, Process for producing two bit ROM cell utilizing angled implant.
  119. Jacobs Erwin (Vaterstetten DEX) Schwabe Ulrich (Munich DEX), Process for production of integrated MOS circuits with and without MNOS memory transistors in silicon-gate technology.
  120. En William George, Process induced charging damage control device.
  121. Nachumovsky Ishai,ILX, Program/erase endurance of EEPROM memory cells.
  122. Hollmer Shane C. ; Cleveland Lee E., Programmed reference.
  123. Ilan Bloom IL; Eduardo Maayan IL; Boaz Eitan IL, Programming and erasing methods for a reference cell of an NROM array.
  124. Ilan Bloom IL; Boaz Eitan IL; Zeev Cohen IL; David Finzi IL; Eduardo Maayan IL, Programming of nonvolatile memory cells.
  125. Chen Teh-Yi J. (Cupertino CA), Protected programmable transistor with reduced parasitic capacitances and method of fabrication.
  126. Evertt Jeff ; Tedrow Kerry, Pump supply self regulation for flash memory cell pair reference circuit.
  127. Chang Kent Kuohua ; Chi David, RTCVD oxide and N.sub.2 O anneal for top oxide of ONO film.
  128. Uramoto Shinichi (Hyogo JPX) Matsumura Tetsuya (Hyogo JPX) Yoshimoto Masahiko (Hyogo JPX) Ishihara Kazuya (Hyogo JPX) Segawa Hiroshi (Hyogo JPX), Read only memory for storing multi-data.
  129. Kobatake Hiroyuki (Tokyo JPX), Read only semiconductor memory having multiple bit cells.
  130. Krautschneider Wolfgang,DEX ; Risch Lothar,DEX ; Hofmann Franz,DEX ; Rosner Wolfgang,DEX, Read-only-memory cell arrangement using vertical MOS transistors and gate dielectrics of different thicknesses and metho.
  131. Liron Eran, Redundancy method and structure for 2-bit non-volatile memory cells.
  132. Ikeda Shuji,JPX ; Meguro Satoshi,JPX ; Hashiba Soichiro,JPX ; Kuramoto Isamu,JPX ; Koike Atsuyoshi,JPX ; Sasaki Katsuro,JPX ; Ishibashi Koichiro,JPX ; Yamanaka Toshiaki,JPX ; Hashimoto Naotaka,JPX ; , SRAM having load transistor formed above driver transistor.
  133. Harari Eliyahou (Los Gatos CA) Mehrotra Sanjay (Milpitas CA), Segmented column memory array.
  134. Chi-Yung Wu,TWX ; Chen Ling ; Peng Tony,TWX, Select gate enhanced high density read-only-memory device.
  135. Ma Yueh Y. (Los Altos CA) Chang Kuo-Tung (San Jose CA), Self-aligned dual-bit split gate (DSG) flash EEPROM cell.
  136. Chu Sam S. D. (San Jose CA) Ho Calvin V. (Berkeley CA), Self-recovering erase scheme to enhance flash memory endurance.
  137. Aoki Hitoshi (Nara JPX), Semiconductor device ROM having an offset region.
  138. Nakao Hironobu (Kyoto JPX), Semiconductor device including nonvolatile memories.
  139. Lee Roger R. (Boise ID), Semiconductor floating gate device having improved channel-floating gate interaction.
  140. Yoneda Masato (Tokyo JPX), Semiconductor integrated circuit.
  141. Yamagata Tadato,JPX ; Arimoto Kazutami,JPX ; Tsukude Masaki,JPX, Semiconductor integrated circuit device having hierarchical power source arrangement.
  142. Shimizu Shinji (Houya JPX) Komori Kazuhiro (Kodaira JPX) Kosa Yasunobu (Kodaira JPX) Sugiura June (Musashino JPX), Semiconductor integrated circuit device with memory MISFETS and thin and thick gate insulator MISFETS.
  143. Cutter Douglas J. ; Beigel Kurt D., Semiconductor junction antifuse circuit.
  144. Sheppard Douglas P. (Grapevine TX), Semiconductor memory circuit.
  145. Sheppard Douglas P. (Grapevine TX), Semiconductor memory circuit with depletion data transfer transistor.
  146. Shikatani Junichi (Kawasaki JPX), Semiconductor memory device.
  147. Van Berkel Cornelis (Brighton GB2) Bird Neil C. (Horley GB2), Semiconductor memory device.
  148. Shimoji Noriyuki (Kyoto JPX), Semiconductor memory device and method of reading out information for the same.
  149. Ishikawa Toru (Tokyo JPX), Semiconductor memory device having a coincidence detection circuit and its test method.
  150. Odake Yoshinori (Osaka JPX) Okuda Yasushi (Osaka JPX), Semiconductor memory device having an energy gap for high speed operation.
  151. Shimoji Noriyuki (Kyoto JPX), Semiconductor memory device having an insulating film and a trap film joined in a channel region.
  152. Asakura Mikio (Hyogo JPX), Semiconductor memory device having hierarchical bit line structure.
  153. Ichiguchi Tetsuichiro (Hyogo JPX), Semiconductor memory device having sense amplifier having improved activation timing thereof and operating method thereo.
  154. Hirose Ryan T. ; Lancaster Loren T., Semiconductor non-volatile memory device having a NAND cell structure.
  155. Hotta Yasuhiro (Nara JPX), Semiconductor read only memory.
  156. Georgescu Sorin ; Mihnea Andrei ; Vanco Radu, Single transistor non-volatile electrically alterable semiconductor memory device.
  157. Chang Ming-Bing, Source-coupling, split gate, virtual ground flash EEPROM array.
  158. Bonneville Marc E. (Gloucester CAX) Schuck Peter L. (Orleans CAX), Standby power circuit arrangement.
  159. Chen Shih-Ou (Fremont CA) McCollum John L. (Saratoga CA) Chiang Steve S. (Saratoga CA), Structure for protecting thin dielectrics during processing.
  160. Hull Richard ; Yach Randy L., Switched ground read for EPROM memory array.
  161. Eitan Boaz,ILX, Symmetric segmented memory array architecture.
  162. Eitan Boaz,ILX, Symmetric segmented memory array architecture.
  163. Choi Woong Lim,KRX ; Seo Seok Ho,KRX, System and method for programming nonvolatile memory.
  164. Su Hung-Der,TWX ; Lee Jian-Hsing,TWX ; Kuo Di-Son,TWX, Test structures for monitoring gate oxide defect densities and the plasma antenna effect.
  165. Hsu Chen-Chung,TWX, Three-dimensional, deep-trench, high-density read-only memory (ROM) and its manufacturing method.
  166. Eitan Boaz,ILX, Two bit ROM cell and process for producing same.
  167. Eitan Boaz,ILX, Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping.
  168. Janning John L. (Dayton OH), Two bit vertically/horizontally integrated memory cell.
  169. Eitan Boaz (Ra\anana ILX) Kazerounian Reza (Alameda CA) Shubat Alex (Fremont CA) Pasternak John H. (Fremont CA), Unit for stabilizing voltage on a capacitive node.
  170. Komarek James A. (Balboa Beach CA), VLSI memory with increased memory access speed, increased memory cell density and decreased parasitic capacitance.
  171. Neal Joseph H. (Missouri City TX) Reed Paul A. (Houston TX), Virtual ground MOS EPROM or ROM matrix.
  172. Guritz Elmer H. (Roanoake TX) Chan Tsiu C. (Carrollton TX), Virtual ground read only memory circuit.
  173. Kuo Tiao-Hua ; Kasa Yasushi,JPX ; Chen Johnny C., Write protect input implementation for a simultaneous operation flash memory device.

이 특허를 인용한 특허 (3)

  1. Chiang, Chin Yi; Chen, Chien Zhi, Memory card and control chip capable of supporting various voltage supplies and method of supporting voltages thereof.
  2. Petersen,Ryan M.; Nelson,Eric L., Method and apparatus for increasing computer memory performance.
  3. Blyth, Trevor A.; Orlando, Richard V., Serial bus incorporating high voltage programming signals.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로