$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

CPU utilization measurement techniques for use in power management 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-00126
  • G06F-00132
출원번호 US-0906915 (2001-07-16)
발명자 / 주소
  • Menezes, Evandro
  • Tobias, David F.
  • Russell, Richard
  • Altmejd, Morrie
출원인 / 주소
  • Advanced Micro Devices, Inc.
대리인 / 주소
    Zagorin, O'Brien &
인용정보 피인용 횟수 : 106  인용 특허 : 24

초록

A computer system that has multiple performance states periodically obtains utilization information for a plurality of tasks operating on the processor and determines processor utilization according to the utilization information for the plurality of tasks. The system compares the processor utilizat

대표청구항

1. A method of determining utilization of a processor for use in evaluating an appropriate performance state for the processor, the method comprising:periodically obtaining utilization information for a plurality of tasks operating on the processor; determining processor utilization according to the

이 특허에 인용된 특허 (24)

  1. Reinhardt Dennis ; Bhat Ketan ; Jackson Robert T. ; Senyk Borys ; Matter Eugene P. ; Gunther Stephen H., Apparatus and method for controlling power usage.
  2. Arai Makoto,JPX ; Oda Hiroyuki,JPX ; Ito Hironori,JPX, Cooling mode switching system for CPU.
  3. Hetzler Steven Robert (Sunnyvale CA), Disk drive for portable computer with adaptive demand-driven power management.
  4. Roden Philip A. ; Neil Patrick C. ; Rekieta David W., Dynamic device power management.
  5. Odaohhara, Shigefumi; Naitoh, Arimasa, Dynamic power consumption control for a computer or other electronic apparatus.
  6. Atkinson Lee W., Increased processor performance comparable to a desktop computer from a docked portable computer.
  7. Kawata Kaoru,JPX, Information processing apparatus with CPU-load-based clock frequency.
  8. Buxton Clark L. ; Craycraft Donald G. ; Hawkins Keith G. ; Baum Gary, Integrated processor system adapted for portable personal information devices.
  9. Nagae Toshihide,JPX, Job application distributing system among a plurality of computers, job application distributing method and recording media in which job application distributing program is recorded.
  10. Choquette, Jack; Yeung, Norman K., Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units.
  11. Bikowsky Zeev,ILX, Method and apparatus for operating digital static CMOS components in a very low voltage mode during power-down.
  12. Simmons Laura E. ; Jayavant Rajeev, Method and apparatus for reducing power consumption in digital electronic circuits.
  13. Horden A. Ira ; Gorman Steven D. ; Smith Lionel S., Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control pow.
  14. Hetzler Steven Robert, Portable computer with adaptive demand-driven power management.
  15. Cathey David A., Portable computer with selectively operable cooling unit.
  16. Anderson Eric Christopher ; Farhi Henri Hayim, Power management inactivity monitoring using software threads.
  17. Wisor Michael T. (Austin TX) O\Brien Rita M. (Austin TX), Power management system distinguishing between primary and secondary system activity.
  18. Iwazaki Yasuo,JPX, Power-saving clock control apparatus and method.
  19. Bauer, Eric J.; Yang, Gang, Real-time admission control.
  20. Culbert Daniel, System and method for dynamic resource management across tasks in real-time operating systems.
  21. Lin Richard S. ; Maguire David J. ; Edwards James R. ; Delisle David J., System incorporating hot docking and undocking capabilities without requiring a standby or suspend mode by placing local.
  22. Halahmi Dror,ILX ; Zmora Eitan,ILX ; Goldenberg Chen,ILX, System power saving means and method.
  23. Barnes Cooper, Thermal control within systems having multiple CPU performance states.
  24. Barrus Jeff, User-selectable power management interface with application threshold warnings.

이 특허를 인용한 특허 (106)

  1. Adams, Donald E., Adaptive power management control with performance feedback.
  2. Son, Donghwan; Yu, Chansu; Kim, Heung-Nam, Apparatus and method for MPEG decoding using dynamic frequency and voltage scaling.
  3. Browning, Gary A., Clock selection system and method.
  4. Austin,Mark, Computer apparatus, terminal server apparatus and performance management methods therefor.
  5. Atkinson,Lee W, Computer power conservation apparatus and method that enables less speculative execution during light processor load based on a branch confidence threshold value.
  6. Yoon, Doe Hyun; McLaren, Moray; Milojicic, Dejan S.; Schreiber, Robert; Jouppi, Norman Paul, Computer power management.
  7. Tu, Hung-Jan, Computer system capable of dynamically modulating core-voltage and clock frequency of CPU.
  8. Tu, Hung-Jan, Computer system capable of dynamically modulating operation voltage and frequency of CPU.
  9. Brock, Bishop; Gloekler, Tilman; Lefurgy, Charles R.; Still, Gregory S., Computing system frequency target monitor.
  10. Allen-Ware, Malcolm S.; Brock, Bishop; Gloekler, Tilman; Hallett, Timothy G.; Lefurgy, Charles R.; Rajamani, Karthick; Silva, Guillermo J.; Still, Gregory S., Computing system voltage control.
  11. Brock, Bishop; Gloekler, Tilman; Hallett, Timothy G.; Lefurgy, Charles R.; Rajamani, Karthick; Silva, Guillermo J.; Still, Gregory S.; Allen-Ware, Malcolm S., Computing system voltage control.
  12. Gibson, Gary Allen; Popescu, Valeri, Control of processor cache memory occupancy.
  13. Li, Alan, Core voltage reset systems and methods with wide noise margin.
  14. Gibson, Gary A., Credit based performance managment of computer systems.
  15. Malina, James N.; Hamilton, David M., Data management for a storage device.
  16. Horn, Robert L., Data migration for data storage device.
  17. Miermont, Sylvain; Beigne, Edith; Rebaud, Bettina; Vivet, Pascal, Device for powering an electronic circuit, in particular a digital circuit, and associated method.
  18. McCabe, Timothy J.; Barnes, Edwin D., Device optimized power management.
  19. Vasquez, Steven R., Disk drive configuring power mode of disk drive relative to servo gate.
  20. Boyle, William B.; Meyer, Alan T.; Syu, Mei-Man L., Disk drive steering write data to write cache based on workload.
  21. Kim, Seong-Ki; Kim, Taek-Hyun; Park, Sang-Uk, Dynamic voltage and frequency scaling of a processor.
  22. Burchard, Artur Tadeusz; Hartmann, Herman, Electronic device, a method of controlling an electronic device, and system on-chip.
  23. Wu, Keqiang; Chow, Kingsum; Feng, Ying; Ban, Khun; Yu, Zhidong, Estimation of application performance variation without a priori knowledge of the application.
  24. Gibson, Gary Allen; Popescu, Valeri, Fine grain performance resource management of computer systems.
  25. Manne, Srilatha; Desikan, Rajagopalan; Pant, Sanjay; Kim, Youngtaek, Guardband reduction for multi-core data processor.
  26. Mowry, Anthony C.; Farber, David G.; Austin, Michael J.; Moore, John E., Heat management using power management information.
  27. Meyer, Alan T.; Boyle, William B.; Syu, Mei-Man L.; Wilkins, Virgil V.; Fallone, Robert M., Hybrid drive balancing execution times for non-volatile semiconductor memory and disk.
  28. Boyle, William B.; Stevens, Curtis E.; Coker, Kenny T., Hybrid drive copying disk cache to non-volatile semiconductor memory.
  29. Boyle, William B.; Syu, Mei-Man L.; Wilkins, Virgil V., Hybrid drive migrating data from disk to non-volatile semiconductor memory based on accumulated access time.
  30. Wilkins, Virgil V.; Fallone, Robert M.; Meyer, Alan T.; Boyle, William B., Hybrid drive migrating high workload data from disk to non-volatile semiconductor memory.
  31. Ikemoto, Kazuo, Information processing apparatus.
  32. Nishida,Yoshihiro, Information processing apparatus and method of system control of the apparatus.
  33. Ishibashi,Yasuhiro; Toma,Hideyuki, Information-processing apparatus and method of controlling power saving.
  34. Hendin, Neil; Najam, Zahid; Le Provost, Stephane; Smith, Brian, Integrated circuit device core power down independent of peripheral device operation.
  35. Smith, Brian; Sriram, Parthasarathy; Le Provost, Stephane, Integrated circuit device having power domains and partitions based on use case power optimization.
  36. Peirson,Adrian Mark; Marinas,Catalin Theodor; McNiven,James Ian; Flautner,Krisztian, Integrated circuit power management control.
  37. Sawyers, Thomas P.; Barlow, Dallas M., Limiting power state changes to a processor of a computer device.
  38. Kaushik,Shivnandan D.; Horigan,John W.; Naveh,Alon; Crossland,James B., Mechanism for processor power state aware distribution of lowest priority interrupt.
  39. Kaushik, Shivnandan D.; Horigan, John W.; Naveh, Alon; Crossland, James B., Mechanism for processor power state aware distribution of lowest priority interrupts.
  40. de Cesare,Josh; Culbert,Michael; Cox,Keith, Method and apparatus for dynamic power management in a processor system.
  41. de Cesare,Josh; Culbert,Michael; Cox,Keith, Method and apparatus for dynamic power management in a processor system.
  42. Tobias, David F.; Menezes, Evandro; Russell, Richard; Altmejd, Morrie, Method and apparatus for improving responsiveness of a power management system in a computing device.
  43. Merrell, Quinn W.; O'Bleness, R. Frank; Jamil, Sujat; Nguyen, Hang T., Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput.
  44. Cox,Keith A.; Athas,William C., Method and apparatus for selectively increasing the operating speed of an electronic circuit.
  45. Cox,Keith A.; Athas,William C., Method and apparatus for selectively increasing the operating speed of an electronic circuit.
  46. Greenhill, David J.; McAllister, Curtis R.; Caron, Thomas R.; Bhagvat, Shanker, Method and apparatus for setting VDD on a per chip basis.
  47. Burnham,Andrew S.; Garnett,Paul; Kinnard,J. Rothe, Method and apparatus for supplying power to a processor at a controlled voltage.
  48. Rotem, Efraim; Cooper, Barnes; Therien, Guy; Weissmann, Eliezer; Aggarwal, Anil, Method and apparatus of power management of processor.
  49. Rotem, Efraim; Lamdan, Oren; Naveh, Alon, Method and apparatus to control power consumption of a plurality of processor cores.
  50. Morrow, Michael W., Method and apparatus to monitor performance of a process.
  51. Plante,Stephane G.; Vert,John D.; Oshins,Jacob, Method and system for using idle threads to adaptively throttle a computer.
  52. Amir, Elan; White, Paul, Method for dynamically configuring network services.
  53. Amir, Elan; White, Paul, Method for dynamically configuring network services.
  54. Hsiang,Sung Jen, Method for estimating power consumption of a CPU.
  55. Meyer, Alan T.; Coker, Kenny T., Method for increasing a processor operating frequency when other subsystem demands are low.
  56. Chang, Nai-Shung; Yu, Chia-Hsing, Method for increasing the data processing capability of a computer system.
  57. Schultz, Richard Douglas; Nelson, Jr., George Rodney; Hoffmann, John Erich, Method for mitigating adverse processor loading in a personal computer implementation of a wireless local area network adapter.
  58. Kashyap, Vivek; Lefurgy, Charles R; Sarma, Dipankar, Method for power capping with co-operative dynamic voltage and frequency scaling via shared p-state table.
  59. Cooper,Barnes; Kobayashi,Grant H., Method for providing power management on multi-threaded processor by using SMM mode to place a physical processor into lower power state.
  60. He, Zhiqiang; Guo, Zihua, Method for reducing power consumption of processor.
  61. Song,Fei Wen; Lin,Tien Wei, Method for setting system working frequency wherein an ASIC is utilized for modulating through the voltage value of a jumper.
  62. Desai, Dhruv Manmohandas; Gruendler, Nickolas J.; Morrell, Carl A.; Shippy, Gary R.; Scollard, Michael Leo; Steinmetz, Michael Joseph; Ware, Malcolm Scott; Wood, Christopher L., Method, system and calibration technique for power measurement and management over multiple time frames.
  63. Burns,James S.; Bodas,Devadatta V.; Rusu,Stefan I; Muthyalapati,Sudhir, Method, system, and apparatus for an efficient power dissipation.
  64. Rotem,Efraim; Lamdan,Oren; Naveh,Alon, Method, system, and apparatus for selecting a maximum operation point based on number of active cores and performance level of each of the active cores.
  65. Wells, Ryan D.; Falik, Ohad; Allarey, Jose P., Methods and apparatus to improve turbo performance for events handling.
  66. Wells, Ryan D.; Falik, Ohad; Allarey, Jose P., Methods and apparatuses to improve turbo performance for events handling.
  67. Chen, Jen-Chieh; Wu, Chung-Che, Methods and systems for centralized link power management control (CLMC).
  68. Sudharsanan,Subramania, Methods and systems for sample rate conversion and sample clock synchronization.
  69. Prosperi,Roberto; Hijazi,Mohammed, Microprocessor performance mode control utilizing sensed temperature as an indication of microprocessor utilization.
  70. Choquette,Jack H.; Normoyle,Kevin B.; Atmeh,Elias; Sellers,Scott D.; Sundaresan,Murali; Gautho,Manuel, Multi-level power monitoring, filtering and throttling at local blocks and globally.
  71. Rotem, Efraim; Lamdan, Oren; Naveh, Alon, Operating point management in multi-core architectures.
  72. Rotem, Efraim; Lamdan, Oren; Naveh, Alon, Operating point management in multi-core architectures.
  73. Rotem, Efraim; Lamdan, Oren; Naveh, Alon, Operating point management in multi-core architectures.
  74. Terrell, II, James R, Passive USB power configuration switching.
  75. Brock, Bishop C.; Carter, John B.; Drake, Alan J.; Floyd, Michael S.; Lefurgy, Charles R.; Ware, Malcolm S., Performance control of frequency-adapting processors by voltage domain adjustment.
  76. Flautner,Krisztian; Mudge,Trevor Nigel, Performance level selection in a data processing system by combining a plurality of performance requests.
  77. Flautner,Krisztian; Mudge,Trevor Nigel, Performance level selection in a data processing system using a plurality of performance request calculating algorithms.
  78. Yeh,Shih Ping, Portable computer with desktop type processor.
  79. Nakazato,Takahiro, Power consumption control method and information processing device.
  80. Manne, Srilatha; Pant, Sanjay; Kim, Youngtaek; Schulte, Michael J., Power control for multi-core data processor.
  81. Nicholas,Ken, Power management controller and method.
  82. Chen, Huayuan, Power management for data storage device.
  83. Hasfar, Zaihas Amri Fahdzan; Ong, Choo-Bhin; Cheng, Jonathan K., Power management for data storage device.
  84. Min, John S., Power management for system having one or more integrated circuits.
  85. Masson, Eric L.; Longnecker, Matthew R.; Doshi, Hemalkumar Chandrkant; Smith, Brian, Power management techniques for USB interfaces.
  86. Smith, Brian; Kubalska, Ewa, Powered ring to maintain IO state independent of the core of an integrated circuit device.
  87. Ghiasi, Soraya; Keller, Thomas Walter; Rajamani, Karthick; Rawson, III, Freeman Leigh; Rubio, Juan C., Processing performance improvement using activity factor headroom.
  88. Ahmad, Sagheer; Chaudhry, Shailender; Mathieson, John George; Overby, Mark Alan, Processor cluster migration techniques.
  89. Verdun, Gary Joseph, Processor performance state control system.
  90. Carpenter, Todd L.; Marshall, Allen; Ritz, Andrew J., Processor specific BIOS interface for power management.
  91. Pearl,Lowell Raymond, Providing a low-power state processor voltage in accordance with a detected processor type.
  92. Williams, Scott Alan; Frid, Aleksandr; Raval, Udaykumar; Chafekar, Shailendra, Responding to interrupts while in a reduced power state.
  93. Kleyman, Alexander; Fried, Ted, Scalable architecture for deep-packet processing.
  94. Kleyman, Alexander; Fried, Ted, Scalable architecture for deep-packet processing.
  95. Baba, Toshiyuki; Takamoto, Yoshifumi; Hatasaki, Keisuke, Server power consumption controller, and method and computer program for controlling server power consumption.
  96. Hwang,Se Jin, System and apparatus for adjusting a clock speed based on a comparison between a time required for a scheduler function to be completed and a time required for an execution condition to be satisfied.
  97. Cherkasova, Ludmila; Rolia, Jerome; McCarthy, Clifford A., System and method for allocating capacity of shared resources to a workload.
  98. Tobias,David F.; Menezes,Evandro; Russell,Richard; Altmejd,Morrie, System and method for controlling an intergrated circuit to enter a predetermined performance state by skipping all intermediate states based on the determined utilization of the intergrated circuit.
  99. Atkinson,Lee W.; Carroll,Barry N., System and method for power management when an operating voltage is between two thresholds.
  100. Vyssotski,Nikolai; Breen, III,John J.; McDonald,Brent A., System and method for selecting a voltage output reference.
  101. Bose,Pradip; Rivers,Jude A.; Srinivasan,Jayanth, System and method of workload-dependent reliability projection and monitoring for microprocessor chips and systems.
  102. Terrell, II,James Richard, System clock power management for chips with multiple processing modules.
  103. Nijhawan, Vijay B.; Pant, Alok, System for retaining power management settings across sleep states.
  104. Monasterio, Michael, Systems and methods for CPU throttling utilizing processes.
  105. Meier, Stephan; Evers, Marius, Token based power control mechanism.
  106. Quillen, Kevin S.; Olds, Edwin S.; Kastler, Danny J., User controlled data storage device power and performance settings.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로