Layout technique for C3MOS inductive broadbanding
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/00
H01L-025/00
출원번호
US-0861143
(2001-05-17)
발명자
/ 주소
Momtaz, Afshin D.
Green, Michael M.
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Garlick Harrison &
인용정보
피인용 횟수 :
6인용 특허 :
98
초록▼
An improved cell layout for a C3MOS circuit with inductive broadbanding positions the inductor at a distance from the active region to improve isolation and aligns the edges of the resistor, inductor, and transistor regions near the common edge of adjacent cells to decrease the length of the cell-to
An improved cell layout for a C3MOS circuit with inductive broadbanding positions the inductor at a distance from the active region to improve isolation and aligns the edges of the resistor, inductor, and transistor regions near the common edge of adjacent cells to decrease the length of the cell-to-cell interconnect lines.
대표청구항▼
1. A cell formed in a semiconductor substrate, said cell comprising:a substantially rectangular inductor region, characterized by a lateral dimension, DL, and having oppositely disposed inside and outside boundaries; a substantially rectangular resistor region, characterized by a lateral dimension,
1. A cell formed in a semiconductor substrate, said cell comprising:a substantially rectangular inductor region, characterized by a lateral dimension, DL, and having oppositely disposed inside and outside boundaries; a substantially rectangular resistor region, characterized by a lateral dimension, DR, where DR is substantially smaller than DL, having oppositely disposed inside and outside boundaries; a substantially rectangular transistor region, characterized by a lateral dimension, DT, where DT is substantially smaller than DL, having oppositely disposed inside and outside boundaries; a first set of conductive lines, of length ICA, coupling the inductor region to the resistor region; and a second set of conductive lines, of length ICB, coupling the resistor region to the transistor region where ICB is substantially smaller than ICA. 2. The cell of claim 1 where:the outside boundaries of the substantially rectangular inductor, resistor, and transistor regions are aligned substantially adjacent to the outside boundary of the cell. 3. The cell of claim 2 where:the resistor and transistor regions are fabricated utilizing CMOS process technology. 4. A circuit layout disposed on the major surface of a semiconductor substrate comprising:first and second substantially rectangular inductor regions, characterized by lateral dimension, DL, and having oppositely disposed left and right boundaries, with said first and second inductor regions disposed on the major surface so that the left boundary of the first inductor region is substantially adjacent to the right boundary of the second inductor region; first and second substantially rectangular resistor regions, characterized by a lateral dimension, DR, where DR is substantially smaller than DL, having oppositely disposed left and right boundaries with said first and second resistor regions disposed on the major surface so that the left boundary of the first resistor region is substantially adjacent to the right boundary of the second resistor region; first and second substantially rectangular transistor regions, characterized by a lateral dimension, DT, where DT is substantially smaller than DL, having oppositely disposed left and right boundaries, with said first and second transistor regions disposed on the major surface so that the left boundary of the first transistor region is substantially adjacent to the right boundary of the second transistor region; first and second sets of conductive lines, of length ICA, with the first set of conductive lines coupling the first inductor region to the first resistor region and with the second set of conductive lines coupling the second inductor region to the second resistor region; third and fourth sets of conductive lines, of length ICB, with the third set of conductive lines coupling the first resistor region to the first transistor region, and with the fourth set of conductive lines coupling the second resistor region to the second transistor region, where ICB is substantially smaller than ICA so that the inductor region is isolated; and a set of signal conductive interconnect lines coupling the third set of conductive lines to the second transistor region where the length of the signal conductive interconnect lines is small so that the parasitic resistance and capacitance of the signal interconnect lines is low. 5. The circuit layout of claim 4 where:the left boundaries of the first substantially rectangular inductor, resistor, and transistor regions are substantially aligned; and the right boundaries of the second substantially rectangular inductor, resistor, and transistor regions are substantially aligned. 6. The cell of claim 5 where:the first and second resistor and transistor regions are fabricated utilizing CMOS process technology. 7. A circuit layout disposed on the surface of a semiconductor substrate comprising:first and second substantially rectangular layout cells having a common boundary: with said first layout cell comprising: a first cell inductor region having inside and outside edges and characterized by a lateral dimension of value DL; a first cell resistor region having inside and outside edges and characterized by a lateral dimension of value DR; a first cell transistor region having inside and outside edges and characterized by a lateral dimension of magnitude DT; a first set of conductive lines coupling the first cell inductor region to the first cell resistor region; and a second set of conductive lines coupling the first cell resistor region with the first cell transistor region, where the length of the first set of conductive lines is substantially larger than the length of the second set of conductive lines to isolate the inductor region from the transistor region: with said second layout cell comprising: a second cell inductor region having inside and outside edges and characterized by a lateral dimension of value DL; a second cell resistor region having inside and outside edges and characterized by a lateral dimension of value DR; a second cell transistor region having inside and outside edges and characterized by a lateral dimension of magnitude DT; a third set of conductive lines coupling the second cell inductor region to the second cell resistor region; and a fourth set of conductive lines coupling the second cell resistor region with the second cell transistor region, where the length of the third set of conductive lines is substantially larger than the length of the fourth set of conductive lines to isolate the inductor region from the transistor region; where the inside edges of the first cell inductor, resistor, and transistor regions are aligned substantially adjacent to the common edge of the first and second layout cell and where the inside edges of the second cell inductor, resistor, and transistor regions are aligned substantially adjacent to the common edge of the first and second layout cells; and signal interconnect lines coupling the second set of conductive lines in the first layout cell to the transistor region in the second layout cell, where the alignment of the inside edges of the inductor, resistor, and transistor regions of the first and second layout cells with common edge of the cells facilitates shortening the signal interconnect lines. 8. The cell of claim 1 further comprising:load capacitance regions coupled to the first set of conductive lines; and wherein: the length of the first set of conductive lines has a parasitic capacitance of less than about 20% of the capacitance of the load capacitance region. 9. The cell of claim 1 wherein the substantially rectangular resistor region comprises a resistor.10. The cell of claim 1 wherein the substantially rectangular inductor region, the substantially rectangular resistor region and the substantially rectangular transistor region are disposed at mutually exclusive locations in the cell.11. The circuit layout of claim 4 wherein the inductor region is isolated from the set of signal conductive interconnect lines.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (98)
Ishii Naomitus (Yokohama JPX) Lamberton Marc (Antibes FRX) Molinengo Michel (Antibes FRX), Adaptation device and method for efficient interconnection of data processing devices and networks.
Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Astarabadi Shaun (Irvine CA) Horton Robert L. (Alta Loma CA), Automatic device configuration for dockable portable computers.
Bantz David F. (Chappaqua NY) Cato Robert T. (Raleigh NC) Huang Chia-chi (Yorktown Heights NY), Broadcast-initiated bipartite frame multi-access protocol.
Robinson Mark T. (Carlsbad CA) Gardner Steven H. (San Diego CA) Wong Matt (San Diego CA) Kasmir Seton P. (San Diego CA) Balachandran Kumar (San Diego CA) Graham Sue (Encinitas CA) Schjelderup Gail (P, Cellular digtial packet data mobile data base station.
Mahany Ronald L. ; Meier Robert C. ; Luse Ronald E., Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving s.
Ronald L. Mahany ; Robert C. Meier ; Ronald E. Luse, Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery.
Gastouniotis C. S. (Santa Barbara CA) Bandeira Nuno (Goleta CA) Gray Bruce E. (Murrysville PA) Seehoffer Scott H. (Uniontown PA), Duplex bi-directional multi-mode remote instrument reading and telemetry system.
Campo James A. (Brunswick OH) Sutherland Jeffrey W. (Tallmadge OH) Krill ; III Carl E. (Akron OH), Encoding and decoding system for electronic data communication system.
Moskowitz Jay (Hicksville NY) Karron Abraham (Long Beach NY) Squillante Peter (Central Islip NY) Kravitz Spencer (Hicksville NY), Handheld facsimile and alphanumeric message transceiver operating over telephone or wireless networks.
Hendrick Peter L. (Los Alamos NM) Speirs Donald F. (San Juan NM) Wolf Michael A. (Los Alamos NM), High speed system for reading and writing data from and into remote tags.
Fischer Michael A. (San Antonio TX) Cox William M. (San Antonio TX) McDougall Floyd H. (San Antonio TX), LAN with interoperative multiple operational capabilities.
Krebs Jay (Crystal Lake IL) Freeburg Thomas A. (Arlington Heights IL), Method and apparatus for communicating variable length messages between a primary station and remote stations of a data.
Stengel Robert E. (Ft. Lauderdale FL) Sharp Ronald E. (Plantation FL) Yester Francis R. (Arlington Heights IL), Method and apparatus for providing power conservation in a communication system.
Burke Christopher J. (Maple Valley WA) Chaffee Janice M. (Auburn WA) Nir Erez (Bellevue WA) Kee Thomas E. (Lynnwood WA), Method and apparatus for selecting between a plurality of communication paths.
Comroe Richard A. (Dundee IL) Grube Gary W. (Palatine IL), Method for inter operation of a cellular communication system and a trunking communication system.
Derby Jeffrey H. (Chapel Hill NC) Doeringer Willibald A. (Langnau CHX) Dykeman Harold D. (Rueschlikon NC CHX) Li Liang (Chapel Hill NC) Sandick Haldon J. (Durham NC) Vu Ken V. (Cary NC), Methods and apparatus for interconnecting local area networks with wide area backbone networks.
Koenck Steven E. ; Miller Phillip ; West Guy J. ; Mahany Ronald L. ; Kinney Patrick W., Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network.
Koenck Steven E. (Cedar Rapids IA) Miller Phillip (Cedar Rapids IA) West Guy J. (Cedar Rapids IA) Mahany Ronald L. (Cedar Rapids IA) Kinney Patrick W. (Cedar Rapids IA), Modular, portable data processing terminal for use in a radio frequency communication network.
Miller ; II Robert R. (Morris Township ; Morris County NJ) Partridge ; III B. Waring (Mendham NJ) Russell Jesse E. (Piscataway NJ) Schroeder Robert E. (Morris Township ; Morris County NJ), Multi-band wireless radiotelephone operative in a plurality of air interface of differing wireless communications system.
Pearson Gregory (Granada Hills CA) Melhorn Nathan R. (Framingham MA) Onarato Michael F. (Acton MA) Richards Craig A. (Wrentham MA), Multi-mode modem and data transmission method.
Gollnick Charles D. ; Luse Ronald E. ; Pavek John G. ; Sojka Marvin L. ; Cnossen James D. ; Danielson Arvin D. ; Mahany Ronald L. ; Detweiler Mary L. ; Spiess Gary N. ; West Guy J. ; Young Amos D. ; , Network supporting roaming, sleeping terminals.
Mitchell Dennis R. (San Jose CA) Molenda James R. (Fremont CA) Nakamura Karl S. (Palo Alto CA), Portable computer with removable and replaceable add-on modules.
Zook Ronald E. (Boulder CO) Gombrich Peter P. (Boulder CO), Portable handheld terminal including optical bar code reader and electromagnetic transceiver means for interactive wirel.
Bertagna Richard A. (San Dimas CA) Berry Dickey J. (LaVerne CA), Portable transaction monitoring unit for transaction monitoring and security control systems.
Meyerson Robert F. (Captiva Island FL) Chang Yung-Fu (Medina OH) Wang Ynjiun P. (Ft. Myers FL) Wall Daniel G. (Union Town OH), Portable work slate computer with multiple docking positions for interchangeably receiving removable modules.
Olnowich Howard T. (Endwell NY), Protocol-to-protocol translator for interfacing disparate serial network nodes to a common parallel switching network.
Wilson Alan L. (Hoffman Estates IL) Muri David L. (Sunrise FL) Branch Tony R. (Sunrise FL), Reduction of power consumption in a portable communication unit.
Gilbert Sheldon L. (San Diego CA) Heide Carolyn L. (Lincolnshire IL) Director Dennis L. (Wilmette IL), Reservation-based polling protocol for a wireless data communications network.
Richter Roger K. (Round Rock TX) Sharp Robert O. (Round Rock TX) Stephenson Quentin H. (Austin TX), System for enabling first computer to communicate over switched network with second computer located within LAN by using.
Danielson Arvin D. (Cedar Rapids IA) Kubler Joseph J. (Nederland CO) Durbin Dennis A. (Cedar Rapids IA) Morris Michael D. (Cedar Rapids IA) Cargin ; Jr. Keith K. (Cedar Rapids IA), System including multiple device communications controller which coverts data received from two different customer trans.
Dowdell Ed (Massapequa NY) Giacopelli Dan (Deer Park NY) Taylor Alvin (Bayside NY) Nathanson Rex (Dix Hills NY) Dzurney Ray (Kings Park NY), Wireless communication system.
Cao, Jun, Current-controlled CMOS (C3MOS) fully differential integrated wideband amplifier/equalizer with adjustable gain and frequency response without additional power or loading.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.