Video and graphics system with parallel processing of graphics windows
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G09G-005/00
G06F-001/20
출원번호
US-0409809
(2003-04-07)
발명자
/ 주소
MacInnis, Alexander G.
Tang, Chengfuh Jeffrey
Xie, Xiaodong
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Christie, Parker &
인용정보
피인용 횟수 :
20인용 특허 :
260
초록▼
A display engine of a video and graphics system includes one or more processing elements and receives graphics from a memory. The graphics data define multiple graphics layers, and the processing elements process two or more graphics layers in parallel to generate blended graphics. Alpha values may
A display engine of a video and graphics system includes one or more processing elements and receives graphics from a memory. The graphics data define multiple graphics layers, and the processing elements process two or more graphics layers in parallel to generate blended graphics. Alpha values may be used while blending graphics. The processing elements may be integrated on an integrated circuit chip with an input for receiving the graphics data and other video and graphics components. The display engine may also include a graphics controller for receiving two or more graphics layers in parallel, for arranging the graphics layers in an order suitable for parallel processing, and for providing the arranged graphics layers to the processing elements. The blended graphics may be blended with HDTV video or SDTV video, which may be extracted from compressed data streams such as an MPEG Transport stream.
대표청구항▼
1. An integrated circuit chip comprising:an input for receiving graphics data from a memory, the graphics data comprising a plurality of graphics images, each graphics image comprising a plurality of pixels, wherein each pixel comprises a graphics component and an alpha value; an input for receiving
1. An integrated circuit chip comprising:an input for receiving graphics data from a memory, the graphics data comprising a plurality of graphics images, each graphics image comprising a plurality of pixels, wherein each pixel comprises a graphics component and an alpha value; an input for receiving a video; a display engine comprising a plurality of processing elements capable of blending the graphics images in parallel using the alpha values to generate blended graphics, and of combining the alpha values to generate a plurality of composite alpha values; and a video compositor capable of blending the blended graphics with the video using the composite alpha values. 2. The integrated circuit chip of claim 1, wherein the plurality of processing elements comprise at least one first processing element for blending the graphics images in parallel to generate a plurality of intermediate graphics images, and at least one second processing element for blending the plurality of intermediate graphics images to generate the blended graphics.3. The integrated circuit chip of claim 1, further comprising:a plurality of processing pipelines, each pipeline being capable of processing one of the plurality of graphics images to place it in a common format for blending in the plurality of processing elements. 4. A video and graphics system comprising:a display engine comprising: an input for receiving data representing graphics from a memory, wherein the data representing graphics defines a plurality of graphics windows; at least one first processing element for blending the plurality of graphics windows in parallel to generate a plurality of intermediate graphics images; and at least one second processing element for blending the plurality of intermediate graphics images to generate a blended graphics image. 5. The video and graphics system of claim 4, further comprising:a plurality of processing pipelines, each pipeline being capable of processing one of the plurality of graphics windows to place it in a common format for blending in the processing elements. 6. The video and graphics system of claim 4, wherein the system is integrated on an integrated circuit chip.7. The video and graphics system of claim 5, further comprising:a graphics controller f or receiving the plurality of graphics windows in parallel from the processing pipelines, for arranging the graphics windows in an order suitable for parallel processing, and for providing the arranged graphics windows to the at least one first processing element. 8. The video and graphics system of claim 7, wherein each processing pipeline comprises a graphics converter for converting the format of one of the plurality of graphics windows to the common format, and for providing it to the graphics controller.9. The video and graphics system of claim 4, wherein a plurality of alpha values are used to blend the plurality of graphics windows to generate the plurality of intermediate graphics images.10. The video and graphics system of claim 9, wherein the plurality of alpha values include at least one alpha value per each of the plurality of graphics windows.11. The video and graphics system of claim 10, wherein each graphics window comprises a plurality of pixels, and wherein the plurality of alpha values comprise at least one alpha value per each of the plurality of pixels.12. A video and graphics system comprising:a display engine comprising: an input for receiving data representing graphics from a memory, wherein the data representing graphics defines a plurality of graphics windows; at least one first processing element for blending the plurality of graphics windows in parallel to generate a plurality of intermediate graphics images; and at least one second processing element for blending the plurality of intermediate graphics images to generate a blended graphics image, wherein the at least one first processing element comprises two first graphics blenders, the at least one second processing element comprises a second graphics blender, and wherein at least two graphics windows are blended together in each of the two first graphics blenders in parallel to generate one of the intermediate graphics images, and the intermediate graphics images are provided to the second graphics blender for blending the intermediate graphics images to generate the blended graphics image. 13. The video and graphics system of claim 4, further comprising a video compositor for compositing the blended graphics image with a video image to generate a composited video and graphics image.14. A method of blending a plurality of graphics windows to generate a blended graphics image, comprising:receiving data representing graphics, the data representing graphics defining the plurality of graphics windows; blending the plurality of graphics windows in parallel to generate a plurality of intermediate graphics images; and blending the plurality of intermediate graphics images to generate the blended graphics image. 15. The method of claim 14, further comprising processing the graphics windows to place them in a common format for blending.16. The method of claim 14, further comprising arranging the graphics windows in an order suitable for parallel processing.17. The method of claim 14, wherein blending the plurality of graphics windows in parallel comprises blending the plurality of graphics windows in parallel using a plurality of alpha values.18. The method of claim 17 wherein the plurality of alpha values include at least one alpha value per each of the plurality of graphics windows.19. The method of claim 18 wherein each of the plurality of graphics windows comprises a plurality of pixels, and the plurality of alpha values comprise at least one alpha value per each of the plurality of pixels.20. The method of claim 14, further comprising compositing the blended graphics image with a video image to generate a composited video and graphics image.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (260)
Murphy Nicholas J. N.,GBX, 3D graphics object copying with reduced edge artifacts.
Kunkel Gerard ; Krisbergh Harold ; Grosky Aaron ; Lee Jae Hea Edward ; Augenbraun Joseph E., Access system and method for providing interactive access to an information source through a networked distribution syst.
Bunker William M. (Ormond Beach FL) Chandler Jimmy E. (Holly Hill FL) Economy Richard (Ormond Beach FL) Fadden ; Jr. Richard G. (Daytona Beach FL) Nelson Michael P. (Ormond Beach FL), Advanced video object generator.
Priem Curtis (Freemont CA) Webber Thomas (Lynn MA) Malachowsky Chris (Santa Clara CA), Anti-aliasing raster operations utilizing sub-pixel crossing information to control pixel shading.
Greaves Paul E. (Rancho Cordova CA) Moore Michael R. (Folsom CA) Perlman Stephen G. (Mountain View CA) Thompson Laurence A. (Saratoga CA), Apparatus and method for merging input RGB and composite video signals to provide both RGB and composite merged video ou.
Cooper J. Carl (Monte Sereno CA) Wallen David (San Francisco CA) Vojnovic Mirko (Santa Clara CA) Loveless Howard (Ben Lomond CA), Apparatus and method for synchronizing asynchronous signals.
Drako Dean M. (Los Altos CA) Yu Hsin-Tung A. (Palo Alto CA), Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memor.
Iwase Toshihiro (Nara JPX) Kanekura Hiroshi (Yamatokouriyama JPX), Apparatus for and method of converting a sampling frequency according to a data driven type processing.
Siracusa Robert J. (Lawrenceville NJ) Zdepski Joel W. (Belle Mead NJ), Apparatus for excising (and reinserting) specific data from a compressed video data stream to reduce its transmission ba.
Clough Elizabeth A. (Menlo Park CA) Roskowski Steven G. (Sunnyvale CA) Perlman Stephen G. (Mountain View CA) Masterson Anthony D. (Cupertino CA), Apparatus for providing output filtering from a frame buffer storing both video and graphics signals.
Ciacelli Mark Louis ; Urda John William ; Lam Wai Man ; Kouloheris Jack Lawrence ; Fetkovich John Edward, Apparatus, method and computer program product for protecting copyright data within a computer system.
Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems.
Gerard Chauvel FR; Serge Lasserre FR; Mario Giani FR; Tiemen Spits ; Gerard Benbassat FR; Frank L. Laczko, Sr. ; Y. Paul Chiang ; Karen L. Walker ; Mark E. Paley ; Brian O. Chae, Audio and video decoder circuit and system.
Bates Cary L. (Rochester MN) Cragun Brian J. (Rochester MN) Donovan Robert J. (Rochester MN) Jaaskelainen William (Oronoco MN) Ryan Jeffrey M. (Byron MN) Striemer Bryan L. (Zumbrota MN), Aural position indicating mechanism for viewable objects.
Childers Jim (Fort Bend TX) Reinecke Peter (Lockhart TX) Takahashi Yutaka (Ushiku JPX) Yamamoto Seiichi (Ibaragi JPX), Circuitry and method for performing two operating instructions during a single clock in a processing device.
Walsh Bruce E. ; Herdrich John ; Smith William ; Vrabel Mark E. ; Borghesani Philip ; Hagberg Christine G. ; Champagne Karen, Computer based video system.
Melo Maria L. ; Deschepper Todd ; Wilson Jeffrey T., Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having separate digital and analog system chips for improved performance.
Childers Jim (Fort Bend TX) Takahashi Yutaka (Ushiku JPX), Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively.
Boyce Jill M. (Manalapan NJ) Pearlstein Larry (Newton PA), Digital video decoder for decoding digital high definition and/or digital standard definition television signals.
Disanto Frank J. (North Ills NY) Krusos Denis A. (Lloyd Harbor NY) Laspina Christopher (Syosset NY), Electrophoretic display employing gray scale capability utilizing area modulation.
Alexander G. MacInnis ; Chengfuh Jeffrey Tang ; Xiaodong Xie ; James T. Patterson ; Greg A. Kranawetter, Graphics display system with color look-up table loading mechanism.
MacInnis Alexander G. ; Tang Chengfuh Jeffrey ; Xie Xiaodong ; Patterson James T. ; Kranawetter Greg A., Graphics display system with unified memory architecture.
Michael F. Deering, Graphics system having a super-sampled sample buffer with generation of output pixels using selective adjustment of filtering for reduced artifacts.
Van Hook Timothy J. ; Cheng Howard H. ; DeLaurier Anthony P. ; Gossett Carroll P. ; Moore Robert J. ; Shepard Stephen J. ; Anderson Harold S. ; Princen John ; Doughty Jeffrey C. ; Pooley Nathan F. ; , High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing.
Pfeiffer David M. (Plano TX) Stoner David T. (McKinney TX) Norsworthy John P. (Carrollton TX) Dipert Dwight D. (Richardson TX) Thompson Jay A. (Plano TX) Fontaine James A. (Plano TX) Corry Michael K., High speed image processing computer with overlapping windows-div.
Shibata Hideaki (Osaka JPX) Bannai Tatsushi (Sakai JPX), High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the com.
Lum Sanford S.,CAX ; Chen Keping,CAX ; Wong Samuel L. C.,CAX ; Bennett Dwayne R.,CAX ; Alford Michael A.,CAX, Host CPU independent video processing unit.
Borrel Paul ; Cheng Keh-Shin Fu ; Menon Jai Prakash ; Rossignac Jaroslaw Roman, Hotlinks between an annotation window and graphics window for interactive 3D graphics.
O\Connor Michael (11127 Palos Verdes Dr. Cupertino CA 95014) Nemirovsky Mario D. (5999 W. Walbrook Dr. San Jose CA 95129), Image composition method and apparatus for developing, storing and reproducing image data using absorption, reflection a.
Miyuki Enokida JP; Tadashi Yoshida ; Kunihiro Yamamoto JP, Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results.
Rhodes Kenneth E. (Portland OR) Adams Robert T. (Lake Oswego OR) Janes Sherman (Portland OR) Coelho Rohan G. F. (Hillsboro OR), Integrated graphics and video computer display system.
Fandrianto Jan ; Martin Bryan R. ; Neubauer Doug G. ; Tran Duat H. ; Cressa Matthew D. ; Soemedi Arijanto, Integrated multimedia communications processor and codec.
Crochiere Ronald Eldon (Chatham NJ) Rabiner Lawrence Richard (Berkeley Heights NJ), Interpolation-decimation circuit for increasing or decreasing digital sampling frequency.
Carini Richard P. (Kingston NY) Donnelly James A. (West Hurley NY) Ellis ; Jr. Joseph J. (West Hurley NY) Lanzoni Thomas P. (Kingston NY), Merged data storage panel display.
Jouppi Norman P. ; McCormack Joel J. ; Chang Chun-Fa, Method and apparatus for compositing colors of images with memory constraints for storing pixel data.
Rhodes Ken (Portland OR) Coelho Rohan (Hillsboro OR) Frank Davis (Beaverton OR) Bender Blake (Beaverton OR), Method and apparatus for displaying an image in a windowed environment.
Gough Michael L. (Ben Lomond CA) Venolia Daniel S. (Foster City CA) Gilley Thomas S. (Pleasanton CA) Robbins Greg M. (Cupertino CA) Hansen ; Jr. Daniel J. (Cupertino CA) Oswal Abhay (Fremont CA) Tam , Method and apparatus for displaying an overlay image.
Dilliplane Stephen C. ; Lavelle Gary J. ; Maino James G. ; Selvaggi Richard J. ; Tseng Jack, Method and apparatus for displaying multiple windows on a display monitor.
Allen John Lewis ; Cross Leonard W. ; Munson Bill A. ; Oztaskin Ali S. ; Traylor Roger, Method and apparatus for draining video data from a planarized video buffer.
Mills Karl Scott ; Holmes Jeffrey Michael ; Bonnelycke Mark Emil ; Owen Richard Charles Andrew, Method and apparatus for executing a raster operation in a graphics controller circuit.
Kelley Michael W. (San Mateo CA) Yen Shou-Chern (Sunnyvale CA), Method and apparatus for incremental acceleration of the rendering process utilizing multiple scanline rendering devices.
Garrison John Michael ; Wilson Gale Arthur, Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered li.
Edward H. Frank ; Patrick J. Naughton ; James Arthur Gosling ; John C. Liu, Method and apparatus for presenting information in a display system using transparent windows.
Gough Michael L. ; MacDougald Joseph J. ; Venolia Daniel S. ; Gilley Thomas S. ; Robbins Greg M. ; Hansen ; Jr. Daniel J. ; Oswal Abhay, Method and apparatus for providing translucent images on a computer display.
Chow Paul,CAX ; Mizuyabu Carl K.,CAX ; Swan Philip L.,CAX ; Porter Allen J.C.,CAX ; Wang Chun,CAX, Method and apparatus for storing and displaying video image data in a video graphics system.
Lee William Robert ; Rumph Darryl Jonathan, Method and apparatus for synchronizing video and graphics data in a multimedia display system including a shared frame b.
Yokota Teppei (Chiba JPX) Aramaki Junichi (Chiba JPX) Kihara Nobuyuki (Tokyo JPX), Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal be.
Sporer Michael ; Kline Mark H. ; Zawojski Peter, Motion video processing circuit for capture playback and manipulation of digital motion video information on a computer.
King Sherman T. (San Francisco CA) Lee Tommy C. (Danville CA) Wang Niantsu (Milpitas CA) Chu Yen-Fah (San Jose CA) Kimura Scott A. (San Jose CA) Hwang Guorjuh T. (Milpitas CA), Multimedia overlay system for graphics and video.
Foster, Eric M.; Franklin, Dennis E.; Lam, Wai Man; Losinger, Raymond E.; Ngai, Chuck H., Processing errors in MPEG data as it is sent to a fixed storage device.
Cottle Temple D. ; Spits Tiemen T., Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor.
Ogrinc Michael A. (San Francisco CA) Card Robert A. (Palo Alto CA) Burns Chris R. (Mountain View CA) Clarke Charles P. (Los Altos CA) Collier Ronda L. (Scotts Valley CA) Collins Kevin M. (San Mateo C, Real time video image processing system.
Slattery William ; Gratacap Regis, Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors.
Clark Gordon R. ; Myers George H. ; Gagliardi Louis R. ; Tavallaei Siamak, Server controller configured to snoop and receive a duplicative copy of display data presented to a video controller.
Anderson ; Jr. Bruce J. ; Lamont Nadine ; Drasner Sharyn L. ; Greenberg Arthur L., Set top terminal for an interactive information distribution system.
Thomas McGee ; Nevenka Dimitrova ; Jan Herman Elenbaas, Significant scene detection and frame filtering for a visual indexing system using dynamic thresholds.
Fielder Dennis (Linton GBX) Derbyshire James (Willingham GBX) Gillingham Peter (Kanata CAX) Torrance Randy (Ottawa CAX) O\Connell Cormac (Kanata CAX), Single chip frame buffer and graphics accelerator.
Crinon Regis J. ; Sezan Muhammed Ibrahim, Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes.
Ke Ligang ; Lutz Juergen M., System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data.
Baker Richard T. ; Pipho Randall E., System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions.
Chung Moo-Taek,KRX ; Childers Jim ; Miyaguchi Hiroshi,JPX ; Becker Manfred,DEX, Timing and control circuit and method for a synchronous vector processor.
Washington Emanuel ; Perkins Mike ; Johnson Brian ; How Stephen ; Daines Nolan ; Ayers Tom ; Vertrees Keith, Transport stream decoder/demultiplexer for hierarchically organized audio-video streams.
Abe Keiko,JPX ; Yanase Koji,JPX, Video signal processing device that facilitates editing by producing control information from detected video signal information.
Choi, Hoon; Kim, Daekyeung; Yang, Wooseung; Kim, Young Il; Park, Jeoong Sung, Combining video data streams of differing dimensionality for concurrent display.
Minami, John Shigeto; Uyeshiro, Robin Yasu; Johnson, Michael Ward; Su, Steve; Smith, Michael John Sebastian; Chen, Addison Kwuanming; Doctor, Mihir Shaileshbhai; Greenfield, Daniel Leo, Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.