IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0966232
(2001-09-28)
|
발명자
/ 주소 |
- Easton, Janet R.
- Kubala, Jeffrey P.
- Schmidt, Donald W.
|
출원인 / 주소 |
- International Business Machines Corporation
|
인용정보 |
피인용 횟수 :
32 인용 특허 :
13 |
초록
▼
An apparatus, method and program product for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from
An apparatus, method and program product for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage. The apparatus includes a vector mechanism operable to register I/O requests by the devices to send or receive data from said main storage. A dispatcher is included which is operable to poll the vector mechanism to determine if there is an outstanding I/O request. An override bit has a first condition when an immediate interrupt is to be sent to the processor for handling an I/O request from the I/O device(s), and a second condition when the dispatcher is to poll the vector mechanism to determine if there is an outstanding I/O request. The override bit is set to its first condition or reset to its second condition by the processor.
대표청구항
▼
1. An apparatus comprising:a processor handling an I/O request in an I/O operation; main storage controlled by the processor for storing data; one or more I/O devices for sending data to or receiving data from said main storage; a vector mechanism operable to register I/O requests by said devices to
1. An apparatus comprising:a processor handling an I/O request in an I/O operation; main storage controlled by the processor for storing data; one or more I/O devices for sending data to or receiving data from said main storage; a vector mechanism operable to register I/O requests by said devices to send or receive data from said main storage; a dispatcher operable to poll said vector mechanism to determine if there is an outstanding I/O request; and an override bit having a first condition when an immediate interrupt is to be sent to said processor for handling an I/O request from said I/O device(s), and a second condition when said dispatcher is to poll said vector mechanism to determine if there is an outstanding I/O request, said override bit being set to its first condition or reset to its second condition by said processor, and further comprising a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, and wherein said override bit, when in its first condition, overrides said TDI value and drives an immediate interrup to said processor. 2. The apparatus of claim 1 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor for setting the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.3. The apparatus of claim 2 further comprising one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said hypervisor further setting the override bit of one partition when that partition does not have a CPU assigned to it.4. A method for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said method comprising:registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage; polling with a dispatcher, said vector mechanism to determine if there is an outstanding I/O request; and sending an immediate interrupt to said processor when an override bit has a first condition for handling an I/O request from said I/O device(s), or polling with said dispatcher, said vector mechanism to determine if there is an outstanding I/O request when said overide bit is in a second condition, and wherein said data processing further includes a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, said method further comprising overriding said TDI value and driving an immediate interrupt to said processor when said override bit is in its first condition. 5. The method of claim 4 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor, said method further comprising setting by said hypervisor the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.6. The method of claim 5 wherein said data processing system further includes one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said method further comprising setting by said hypervisor, the override bit of one partition when that partition does not have a CPU assigned to it.7. A program product for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said program product comprising:a computer readable medium having recorded thereon computer readable program code means for performing the method comprising: registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage; polling with a dispatcher, said vector mechanism to determine if there is an outstanding I/O request; and sending an immediate interrupt to said processor when an override bit has a first condition for handling an I/O request from said I/O device(s), or polling with said dispatcher, said vector mechanism to determine if there is an outstanding I/O request when said overide bit is in a second condition, and wherein said data processing further includes a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, said method further comprising overriding said TDI value and driving an immediate interrupt to said processor when said override bit is in its first condition. 8. The program product of claim 7 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor, said method further comprising setting by said hypervisor the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.9. The program product of claim 8 wherein said data processing system further includes one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said method further comprising setting by said hypervisor, the override bit of one partition when that partition does not have a CPU assigned to it.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.