Production process for semiconductor apparatus
IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0310625
(2002-12-05)
|
우선권정보 |
JP-0127488 (2002-04-26) |
발명자
/ 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
Cohen, Pontani, Lieberman &
|
인용정보 |
피인용 횟수 :
0 인용 특허 :
1 |
초록
▼
A production process for a semiconductor apparatus is provided in which there is no danger of particle generation, and consequently no danger of associated problems resulting from the presence of particles, such as shorting, and which as a result, is capable of producing improved product yields, goo
A production process for a semiconductor apparatus is provided in which there is no danger of particle generation, and consequently no danger of associated problems resulting from the presence of particles, such as shorting, and which as a result, is capable of producing improved product yields, good product quality stability and improved product reliability.A resist 13b is formed on those regions of a N-type silicon substrate 1 on which wiring is not to be formed, a conductive layer 15 is formed across the entire surface of the N-type silicon substrate 1 including the resist 13b, and the conductive layer 15 is then polished by mechanical polishing, as this result, the surface of the resist 13b is exposed.
대표청구항
▼
1. A production process for a semiconductor apparatus in which a thin film with a predetermined pattern is formed on top of a semiconductor substrate, comprisinga resist layer formation step for forming a resist layer with a predetermined pattern on top of a semiconductor substrate, a film formation
1. A production process for a semiconductor apparatus in which a thin film with a predetermined pattern is formed on top of a semiconductor substrate, comprisinga resist layer formation step for forming a resist layer with a predetermined pattern on top of a semiconductor substrate, a film formation step for forming a thin film on top of said semiconductor substrate and on top of said resist layer, and a polishing step for polishing said thin film such that some of the thin film is removed to expose a surface of said resist layer, but the thin film remains elsewhere on the substrate. 2. A production process for a semiconductor apparatus according to claim 1, wherein following said polishing step, said film formation step and said polishing step are repeated.3. A production process for a semiconductor apparatus according to claim 1, wherein a resist layer removal step for removing at least a portion of said resist layer is provided following said polishing step.4. A production process for a semiconductor apparatus according to claim 3, wherein said resist layer removal step uses an etching solution with predetermined quantities respectively comprising of two or more selected from a group consisting of sulfuric acid, ammonia, and hydrogen peroxide.5. A production process for a semiconductor apparatus according to claim 1, wherein said polishing step utilizes either one of mechanical polishing and chemical mechanical polishing.6. A production process for a semiconductor apparatus according to claim 1, wherein said thin film is any one of a conductive material, a dielectric material, a semiconductor and an insulator.7. A production process for a semiconductor apparatus according to claim 1, wherein during said resist layer formation step infrared heating is applied to said resist layer.8. A production process for a semiconductor apparatus according to claim 7, wherein during said resist layer formation step, following said infrared heating, additional heating is conducted at a higher temperature than said infrared heating.9. A production process for a semiconductor apparatus according to claim 1, wherein said resist layer formation step utilizes a negative type resist.10. A production process for a semiconductor apparatus according to claim 1, wherein said film formation step forms a thin film of either gold or aluminum.11. A production process for a semiconductor apparatus according to claim 1, wherein said resist layer formation step utilizes an application method selected from a group consisting of spin coating, spray coating and dip coating.12. A production process for a semiconductor apparatus according to claim 1, wherein said film formation step utilizes any one of a vacuum deposition method, sputtering method and plating method.
이 특허에 인용된 특허 (1)
-
Matsuda Tetsuo (Poughkeepsie NY) Okumura Katsuya (Poughkeepsie NY), Method of planarizing a semiconductor workpiece surface.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.