$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multi-chip module and method for forming and method for deplating defective capacitors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/34
출원번호 US-0997589 (2001-11-29)
발명자 / 주소
  • Massingill, Thomas J.
  • McCormack, Mark Thomas
  • Wang, Wen-Chou Vincent
대리인 / 주소
    Sheppard Mullin Richter &
인용정보 피인용 횟수 : 42  인용 특허 : 62

초록

A method for deplating defective capacitors comprising forming a plurality of capacitors on a semiconductor substrate, forming a plurality of metal contacts on the plurality of capacitors, and depositing a layer of photoresist on the semiconductor substrate. The photoresist layer is patterned so tha

대표청구항

1. A multi-chip module comprising:a multilayer thin-film polymeric interconnect structure formed on a semiconductor layer, said interconnect structure having a first side and a second side, said second side being adjacent to said semiconductor layer; a chip disposed on the first side; wherein said s

이 특허에 인용된 특허 (62)

  1. Nath Prem (Rochester MI) Vogeli Craig (New Baltimore MI), Conversion process for passivating short circuit current paths in semiconductor devices.
  2. Booth Richard B. (Williamson County TX) Gaynes Michael A. (Broome County NY) Murco Robert M. (Broome County NY) Puligandla Viswanadham (Travis County TX) Roldan Judith M. (Westchester County NY) Sara, Direct chip attachment (DCA) with electrically conductive adhesives.
  3. Ichinose Hirofumi,JPX ; Sawayama Ippei,JPX ; Hasebe Akio,JPX ; Murakami Tsutomu,JPX ; Hisamatsu Masaya,JPX ; Shinkura Satoshi,JPX ; Ueno Yukie,JPX, Etching method and process for producing a semiconductor element using said etching method.
  4. Curry ; II John W. (Austin TX) Yee Ian Y. K. (Austin TX), Fabrication of metal pillars in an electronic component using polishing.
  5. Chong Ku Ho (Arlington Heights IL) Crockett ; Jr. Charles Hayden (Austin TX) Dunn ; deceased Stephen Alan (late of Georgetown TX by Alice Catherine Dunn ; independent administratrix ) Hoebener Karl G, Fine dimension stacked vias for a multiple layer circuit board structure.
  6. Ng Choon Seng Adrian,SGX, Formation of a metal via using a raised metal plug structure.
  7. Clocher Dennis F. ; Daves Glenn G. ; Elenius Peter M. ; Lisowski Joseph J. ; Sullivan Joseph M., High performance, low cost multi-chip modle package.
  8. Volfson David (Worcester MA) Senturia Stephen D. (Boston MA), High-density, multi-level interconnects, flex circuits, and tape for TAB.
  9. Volfson David (Worcester MA) Senturia Stephen D. (Boston MA), High-density, multi-level interconnects, flex circuits, and tape for tab.
  10. Crank Sue E. (Coppell TX), Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer.
  11. Stolmeijer Andre, Interconnect scheme for integrated circuits.
  12. Pace Benedict G., Inverted chip bonded module with high packaging efficiency.
  13. Shaw Don W. (Dallas TX), Localized anodic thinning.
  14. Rostoker Michael D. (Boulder Creek CA) Kapoor Ashok K. (Palo Alto CA), Metal interconnect structures for use with integrated circuit devices to form integrated circuit structures.
  15. Boyko Christina Marie ; Farquhar Donald Seton ; Japp Robert Maynard ; Klodowski Michael Joseph, Method for fabricating printed circuit boards with cavities.
  16. Brown Vernon L., Method for forming a high-density circuit structure with interlayer electrical connections method for forming.
  17. Zavracky Paul M. (Norwood MA) Zavracky Matthew (Attleboro MA) Vu Duy-Phach (Taunton MA) Dingle Brenda (Mansfield MA), Method for forming three dimensional processor using transferred thin film circuits.
  18. Chantraine Philippe (Seine FRX) Zorilla Marta (Fontenay-le-Fleury FRX), Method for interconnection of metal layers of the multilayer network of an electronic board, and the resultant board.
  19. Tsui Bing-Yue,TWX, Method for making stacked and borderless via structures for multilevel metal interconnections on semiconductor substrat.
  20. Fraenkel Howard A. (Lebanon NJ) Ilardi Joseph M. (Sparta NJ) Kurtz Bruce E. (Lebanon NJ) Spicciati Frank A. (Liverpool NY), Method for manufacture of multilayer printed circuit boards.
  21. Broadbent Eliot K. (San Jose CA), Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material.
  22. Cronin John E. ; Palagonia Anthony ; Pierson Bernadette A. ; Schmidt Dennis A., Method for stacked three dimensional device manufacture.
  23. Satoshi Takeuchi (Kawasaki JA), Method for the electrolytic etching of metal workpiece.
  24. Nelson Bradley H. (Austin TX), Method of assembling stacks of integrated circuit dies.
  25. Ishida Hisashi (Tokyo JPX), Method of making a multilayer printed wiring board.
  26. Hudak John James (5245 Hayledge Ct. Columbus MD 21045) Mountain David Jerome (505 N. Chapelgate La. Baltimore MD 21229), Method of making a thin conformal high-yielding multi-chip module.
  27. Ramm Peter,DEX ; Buchner Reinhold,DEX, Method of making a three-dimensional integrated circuit.
  28. Pan Ju-Don T. (Austin TX), Method of making an electrical multilayer interconnect.
  29. Smith W. David (Abington CT) Olenick John A. (Thompson CT) Barton Carlos L. (Brooklyn CT) Cercena Jane L. (Ashford CT) Navarro Daniel J. (Putnam CT) Olenick Kathleen R. (Thompson CT) Kneeland Angela , Method of manufacture multichip module substrate.
  30. Maas Henricus G. R.,NLX ; Dekker Ronald,NLX ; Van Deurzen Maria H. W. A.,NLX, Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued.
  31. Suguro Kyoichi (Yokohama JPX) Okano Haruo (Tokyo JPX), Method of manufacturing semiconductor device.
  32. Amano Toshiaki (Hiratsuka JPX) Kato Tomoya (Hiratsuka JPX) Kobayashi Kenzo (Ichihara JPX) Onuma Yoshihiro (Aizuwakamatsu JPX), Method of manufacturing two-layer printed circuit sheet.
  33. Arya Rajeewa R. (Doylestown PA) Oswald Robert S. (Newtown PA), Method of removing electrical shorts and shunts from a thin-film semiconductor device.
  34. Tsai Wei-Jen,TWX, Methods for packaging tab-BGA integrated circuits.
  35. Beilin Solomon I. ; Lee Michael G. ; Chou William T. ; Moresco Larry Louis ; Wang Wen-chou Vincent, Methods of planarizing structures on wafers and substrates by polishing.
  36. Pedder David,GBX, Microchip module assemblies.
  37. Collander Paul E.,FIX, Multi-chip module package with insulating tape having electrical leads and solder bumps.
  38. Lake Harold (Sharon MA) Grandmont Paul E. (Franklin MA), Multilayer circuit board fabrication process.
  39. Kumar Nalin (Austin TX) Lin Charles W. C. (San Antonio TX), Multilayer electrical interconnect fabrication with few process steps.
  40. Nelson Gregory H. (Gilbert AZ) Lockard Steven C. (Phoenix AZ), Multilayer interconnect device and method of manufacture thereof.
  41. Hulseweh Terry S. (Mesa AZ), Pillar via process.
  42. Feng Bai-Cwo (Wappingers Falls NY), Planarization of integrated circuit surfaces through selective photoresist masking.
  43. Hornyl Tams (Budapest) Ttt Pter (Budapest) Endrdi Gbor (Budapest HUX), Process for electrochemical dissolution of semiconductors.
  44. Nakayoshi Yuichi,JPX ; Yamamoto Hiroaki,JPX ; Ishii Akihiro,JPX, Process for fabricating SOI substrate.
  45. Sebesta Robert David ; Wilson James Warren, Process for fabricating circuitry on substrates having plated through-holes.
  46. Cronin John E. (Milton VT) Kaanta Carter W. (Colchester VT) Previti-Kelly Rosemary A. (Richmond VT) Ryan James G. (Essex Junction VT), Process for forming multi-level coplanar conductor/insulator films employing photosensitive polyimide polymer compositio.
  47. Kata Keiichiro (Tokyo JPX) Kobayashi Yoshinobu (Tokyo JPX) Shimada Yuzo (Tokyo JPX), Process for manufacturing a ceramic wiring substrate having a low dielectric constant.
  48. Wood Alan G. ; Farnworth Warren M., Process for packaging a semiconductor die using dicing and testing.
  49. Ichinose Hirofumi,JPX ; Hasebe Akio,JPX ; Murakami Tsutomu,JPX ; Shinkura Satoshi,JPX ; Ueno Yukie,JPX, Process for the production of a photovoltaic element.
  50. Farrier Michael G. (Santa Barbara CA) Myrosznyk James M. (Santa Barbara CA), Process methodology for two-sided fabrication of devices on thinned silicon.
  51. Bendik Joseph J. (Carlsbad CA) Malloy Gerard T. (Oceanside CA) Finnila Ronald M. (Carlsbad CA), Process of manufacturing a microelectric device using a removable support substrate and etch-stop.
  52. Liang Mong-Song,TWX ; Wuu Shou-Gwo,TWX ; Wang Chen-Jong,TWX ; Su Chung-Hui,TWX, Process to fabricate stacked capacitor DRAM and low power thin film transistor SRAM devices on a single semiconductor ch.
  53. Chu Tzu-Yih ; Ma Abraham C., Processor module with dual-bank SRAM cache having shared capacitors and R-C elements integrated into the module substrat.
  54. Lin Charles W. C. ; German Randy L., Selective patterning of metallization on a dielectric substrate.
  55. Lee Chong E. (Milpitas CA), Self-aligned via and contact interconnect manufacturing method.
  56. Ozawa Kaname,JPX ; Okuda Hayato,JPX ; Hiraoka Tetsuya,JPX ; Sato Mitsutaka,JPX ; Akashi Yuji,JPX ; Okada Akira,JPX ; Harayama Masahiko,JPX, Semiconductor device.
  57. Kurashima, Yohei; Umetsu, Kazushige; Ito, Haruki, Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment.
  58. McMahon John Francis, Shared socket multi-chip module and/or piggyback pin grid array package.
  59. Akram Salman, Stacked leads-over-chip multi-chip module.
  60. Leibovitz Jacques (San Jose CA) Cobarruviaz Maria L. (Cupertino CA) Scholz Kenneth D. (Palo Alto CA) Chao Clinton C. (Redwood City CA), Stacked solid via formation in integrated circuit systems.
  61. Gaul Stephen Joseph ; Delgado Jose Avelino, Surface mount die by handle replacement.
  62. Liu Shing-Gong (Princeton NJ) Duigon Ferdinand C. (East Brunswick NJ), Thin film pattern generation by an inverse self-lifting technique.

이 특허를 인용한 특허 (42)

  1. French,Ian D.; McCulloch,David J., Active matrix displays and other electronic devices having plastic substrates.
  2. Gates, Stephen M.; Edelstein, Daniel C.; Nitta, Satyanarayana V., BEOL structures incorporating active devices and mechanical strength.
  3. Gates, Stephen M.; Edelstein, Daniel C.; Nitta, Satyanarayana V., BEOL structures incorporating active devices and mechanical strength.
  4. Kellar,Scot A.; Kim,Sarah E.; List,R. Scott, Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack.
  5. Gates, Stephen M; Edelstein, Daniel C.; Nitta, Satyanarayana V., Beol structures incorporating active devices and mechanical strength.
  6. Zhao,Yang, Chip-scale package for integrated circuits.
  7. Edelstein,Daniel C.; Nicholson,Lee M., Compliant passivated edge seal for low-k interconnect structures.
  8. Tuan, Tim; Chung, Daniel; Cline, Ronald; DeBaets, Andy; Klein, Matthew H., Device specific configuration of operating voltage.
  9. Edelstein,Daniel C.; Nicholson,Lee M., Edge seal for integrated circuit chips.
  10. Brunner, Sebastian; Feichtinger, Thomas; Pudmich, Günter; Schlick, Horst; Schmidt-Winkel, Patrick, Electric component and component and method for the production thereof.
  11. Ho,Kwun Yao; Kung,Moriss, Electrical package capable of increasing the density of bonding pads and fine circuit lines inside a interconnection.
  12. Edson, Douglas Mark; Fife, James Allen; Vaillancourt, Glenn Maurice; Wadler, David Allen, Electrolytic capacitor with a thin film fuse.
  13. Dvorak, Leos; Zednicek, Stanislav; Sita, Zdenek; Vyroubal, Ales; Matousek, Radek, Fused electrolytic capacitor assembly.
  14. Larsen,Jelena H.; Fong,Chee Kiong; Atkinson,Peter Anthony; Rodriguez Montanez,Raul, High density surface mount part array layout and assembly technique.
  15. Mahler, Joachim; Ewe, Henrik; Mengel, Manfred, Integrated circuit device having a gas-phase deposited insulation layer.
  16. Yamano,Takaharu, Laminated semiconductor package.
  17. Maeda,Akira; Maegawa,Takeyuki; Matsuno,Shigeru; Ozawa,Takuo; Sone,Takanori; Miyashita,Shoji; Hatanaka,Yasumichi; Koyama,Masato; Nagamine,Takahiro; Arai,Susumu, Metal electrode and bonding method using the metal electrode.
  18. Poplett, James M.; Polkinghorne, Jeannette C.; Sherwood, Gregory J., Method and apparatus for interconnecting electrodes with partial titanium coating.
  19. Poplett, James M.; Polkinghorne, Jeannette C.; Sherwood, Gregory J., Method and apparatus for interconnecting electrodes with partial titanium coating.
  20. Poplett,James M.; Polkinghorne,Jeannette C.; Sherwood,Gregory J., Method and apparatus for interconnecting electrodes with partial titanium coating.
  21. Rahman, Arifur, Method and apparatus for programmable heterogeneous integration of stacked semiconductor die.
  22. Lin, Tsung-Shu; Shieh, Yuh Chern; Chang, Kuo-Chin, Method and structure for controlling package warpage.
  23. Lee, Ki Yong; Ha, Seung Kweon, Method for manufacturing semiconductor package having improved bump structures.
  24. Rahman, Arifur, Method of forming stacked-die integrated circuit.
  25. Murayama, Kei; Higashi, Mitsutoshi, Method of manufacturing a semiconductor chip including a semiconductor substrate and a through via provided in a through hole.
  26. Hua,Yaping; Li,Zongya; Zhao,Yang, Method of wafer-level packaging using low-aspect ratio through-wafer holes.
  27. Staines,David; Kloster,Grant M.; Ramanathan,Shriram, Method to fill the gap between coupled wafers.
  28. Banerji, Sounak; Cox, G. Sidney; Dietz, Karl Hartmann, Methods for forming multilayer structures.
  29. Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
  30. Murayama, Kei; Higashi, Mitsutoshi, Semiconductor chip and method of manufacturing the same.
  31. Marimuthu, Pandi Chelvam; Suthiwongsunthorn, Nathapong; Heng, Kock Liang, Semiconductor device and method of forming an interconnect structure for 3-D devices using encapsulant for structural support.
  32. Vo, Thao H. T.; Gan, Andy H.; Li, Xiao-Yu; Klein, Matthew H., Semiconductor package having IC dice and voltage tuners.
  33. Magerlein, John H.; Patel, Chirag S.; Sprogis, Edmund J.; Stoller, Herbert I., Silicon based package.
  34. Koseki, Yoshiteru, Solid state imaging device having a back surface impurity layer.
  35. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  36. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  37. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  38. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  39. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  40. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  41. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  42. Zhao,Yang, Wafer-level package for integrated circuits.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로