$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/00
출원번호 US-0832466 (2001-04-11)
§371/§102 date 20011016 (20011016)
발명자 / 주소
  • Griffin, Gerry
  • McLoughlin, Michael
출원인 / 주소
  • Stratus Technologies Bermuda Ltd.
대리인 / 주소
    Kirkpatrick &
인용정보 피인용 횟수 : 21  인용 특허 : 90

초록

An apparatus and method for a first computing element and a second computing element to execute in lockstep in a fault-tolerant server. In one embodiment, the first computing element provides a first instruction to a communications link and the second computing element provides a second instruction

대표청구항

1. A fault-tolerant server comprising:(a) a communications link comprising a switching fabric, a first communications channel, and a second communications channel; (b) a first computing element in electrical communication with the communications link, the first computing element providing a first ou

이 특허에 인용된 특허 (90)

  1. Lord Christopher C. ; Schwartz David B., Active failure detection.
  2. Kemp Paul W. (Northborough MA) Tran Anh T. (Shrewsbury MA), Address error detection technique for increasing the reliability of a storage subsystem.
  3. Flora Laurence P. (Covina CA), Apparatus and method for detecting time-related faults.
  4. Bienvenu Jacques (Paris FRX) Carre Claude (La Varenne-St-Hilaire FRX) Dufond Patrick (Paris FRX) Tuong Duc L. (Paris FRX) deRivet Philippe-Hubert (Paris FRX) Verdier Henri (Paris FRX) Bradley John J., Apparatus and method for providing synchronization between processes and events occurring at different times in a data p.
  5. Budde David L. (Portland OR) Carson David G. (Hillsboro OR) Cornish Anthony L. (Essex OR GB2) Johnson David B. (Portland OR) Peterson Craig B. (Portland OR), Apparatus for recovery from failures in a multiprocessing system.
  6. Eichhorn Edelbert (Deisenhofen DEX), Arrangement for the automatic reconfiguration of an intact equipment combination.
  7. Cobaugh Robert F. (Elizabeth PA) Taylor Attalee S. (Palmyra PA), Bus bar assembly for circuit cards.
  8. Kloenne Ernest F. (Warsaw NY) Stout Garry A. (Bargersville IN), Bussing block.
  9. Reid Robert (Dunstable MA), Central processing apparatus for fault-tolerant computing.
  10. Kreinberg Earl R. (Phoenix AZ) Polk Roger N. (Glendale AZ), Circuit panel assembly with elevated power buses.
  11. Dynneson Ronald E. (Brighton MA) Hendrie Gardner C. (Marlboro MA), Computer memory apparatus.
  12. Wolff Kenneth T. (Medway MA) Samson Joseph E. (Dover MA) Baty Kurt F. (Medway MA), Computer peripheral control apparatus.
  13. Nishikawa Junji,JPX, DMA-transferring stream data apparatus between a memory and ports where a command list includes size and start address o.
  14. Procter Brian J. (Broadbottom GB2), Data processing systems.
  15. Leavitt William I. ; Clemson Conrad R. ; Somers Jeffrey S. ; Chaves John M. ; Barbera David R. ; Clayton Shawn A., Digital data processing methods and apparatus for fault isolation.
  16. Hendrie Gardner C. (Marlboro MA) Baty Kurt F. (Medway MA) Dynneson Ronald E. (Brighton MA) Falkoff Daniel M. (Natick MA) Reid Robert (Dunstable MA) Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medwa, Digital data processor apparatus with pipelined fault tolerant bus protocol.
  17. Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medway MA) Reid Robert (Dunstable MA) Hendrie Gardner C. (Marlboro MA) Falkoff Daniel M. (Natick MA) Dynneson Ronald E. (Brighton MA) Clemson Daniel M. (, Digital data processor with high reliability.
  18. Bullis Charles A. (San Jose CA), Digital data processor with maintenance and diagnostic system.
  19. Yount Larry J. (Scottsdale AZ), Digital fail operational automatic flight control system utilizing redundant dissimilar data processing.
  20. McDonald John C. (Los Gatos CA) Baichtal James R. (Los Altos CA), Double redundant processor.
  21. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH), Dual rail processors with error checking on I/O reads.
  22. Denckert Lennart H. (Srgrden 125 Danderyd SEX S-186 00), Electric distribution center.
  23. Meusel Otto (Erlangen DEX) Burger Josef (Schmidgaden DEX) Deinhardt Gnther (Amberg DEX) Schirbl Reinhard (Schwandorf DEX), Electrical installation composed of individual subassemblies.
  24. Guenthner Russell W. (Glendale AZ) Eckard Clinton B. (Glendale AZ) Rabins Leonard (Scottsdale AZ) Shelly William A. (Phoenix AZ) Lange Ronald E. (Glendale AZ) Edwards David S. (Phoenix AZ) Flocken Br, Error detection in the basic processing unit of a VLSI central processor.
  25. Seaman Michael J. (San Jose CA), Error detection scheme in a multiprocessor environment.
  26. Gates Stillman F., Error generation circuit for testing a digital bus.
  27. James Stevens Klecka ; William F. Bruckert ; Robert L. Jardine, Error self-checking and recovery using lock-step processor pair architecture.
  28. Horst Robert W. ; Baker William Edward ; Banton Randall G. ; Brown John Michael ; Bruckert William F. ; Bunton William Patterson ; Campbell Gary F. ; Coddington John Deane ; Cutts ; Jr. Richard W. ; , Fail-fast, fail-functional, fault-tolerant multiprocessor system.
  29. Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
  30. Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
  31. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  32. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  33. Ishii Kazuhiko (Hitachi JPX) Noguchi Atomi (Hitachi JPX) Gotoh Yoshimi (Hitachi JPX), Fault tolerable redundancy control.
  34. Reiff Francis H. (Mannitou Springs CO), Fault tolerant bus.
  35. Wensley John H. (Salem OR), Fault tolerant computational system and voter circuit.
  36. Horton James A. (Bethlehem PA) Getz Stephen M. (Pittsburgh PA), Fault tolerant computer backup system.
  37. Hemphill John M. (Spring TX) Stewart Gregory Mart (Houston TX) Lawler Thomas S. (Houston TX), Fault tolerant multiple network servers.
  38. Cheung Douglas D. (Braintree MA), Fault tolerant processing section with dynamically reconfigurable voting.
  39. Hanson David G. (Spring Lake Park MN) Salser Mark A. (Reston VA) Wallace Charles L. (Prior Lake MN), Fault tolerant processor/memory architecture.
  40. Signaigo Robert C. (Oak Lawn IL) Steinlicht Joseph C. (Glen Ellyn IL), Fault tolerant signaling.
  41. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Mazur Dennis (Worcester MA) Munzer John (Brookline MA), Fault tolerant, synchronized twin computer system with error checking of I/O communication.
  42. Jewett Douglas E. (Austin TX) Bereiter Tom (Austin TX) Vetter Brian (Austin TX) Banton Randall G. (Austin TX) Cutts ; Jr. Richard W. (Georgetown TX) Westbrook ; deceased Donald C. (late of Austin TX , Fault-tolerant computer system with online recovery and reintegration of redundant components.
  43. Harper Richard E. (Needham MA) Lala Jaynarayan H. (Wellesley MA), Fault-tolerant parallel processing system.
  44. Bedard James F. (Schenectady NY) Jaswa Vijay C. (Clifton Park NY), Fault-tolerant real time clock.
  45. Klug Keith M. (Mesa AZ) Tugenberg Steven R. (Scottsdale AZ), Functional lockstep arrangement for redundant processors.
  46. Vrba Richard Alan ; Klecka James Stevens ; Fey ; Jr. Kyran Wilfred ; Lamano Larry Leonard ; Mehta Nikhil A., High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors.
  47. Woods ; John M. ; Porter ; Marion G. ; Mills ; Donald V. ; Weller ; III ; Edward F. ; Patterson ; Garvin Wesley ; Monahan ; Earnest M., Input/output processing system utilizing locked processors.
  48. Gregory Keith E. (Acton MA), Interactive system with state manager subsystem.
  49. Bissett Thomas D. ; Leveille Paul A. ; Muench Erik ; Tremblay Glenn A., Loosely-coupled, synchronized execution.
  50. Dietz Ronald P. (Littleton CO) Johnson Jeffrey D. (Littleton CO), Majority vote sequencer.
  51. Kanai Tsuneo (Tokorozawa JPX) Hosokawa Shigefumi (Iruma JPX) Kumakura Yasuo (Tokyo JPX) Umemura Shigeru (Tokyo JPX) Inagaki Shuichiro (Yokohama JPX), Matrix switching device and method of manufacturing the same.
  52. Joyce Thomas F. (Westford MA) Keeley James W. (Nashua NH), Method and apparatus for avoiding processor deadly embrace in a multiprocessor system.
  53. Holm, Ingemar; Kohler, Helmut; Mannherz, Peter; Schumacher, Norbert; Zilles, Gerhard, Method and apparatus for checking the address and contents of a memory array.
  54. Lawrence Kenneth J. (Rochester MN) McDermott Michael J. (Oronoco MN), Method and apparatus for deriving mirrored unit state when re-initializing a system.
  55. Williams Jeffrey L. (Hopkinton MA), Method and apparatus for detecting selected absence of digital logic synchronism.
  56. Casorso Anthony J. (Westminster CO) Haldeman David P. (Broomfield CO), Method and apparatus for ensuring data integrity in a dynamically mapped data storage subsystem.
  57. Williams Jeffrey L. (Hopkinton MA), Method and apparatus for fault-tolerant computer system having expandable processor section.
  58. Goodrum Alan L. ; Autor Jeffrey S. ; Culley Paul R. ; Miller Joseph P. ; Tavallaei Siamak ; Basile Barry P. ; Richard Elizabeth A. ; Rose Eric E., Method and apparatus for identifying faulty devices in a computer system.
  59. David C. Rasmussen ; John G. Gabler ; Ronald L. Popp, Method and apparatus for processing control using a multiple redundant processor control system.
  60. Jenner Earle H. (San Jose CA), Method and apparatus for restarting a computing system.
  61. Horst Robert W. (Champaign IL), Method and apparatus for synchronizing a plurality of processors.
  62. Green Gregory M. (Boxborough MA) Kohalmi Steven (Newton MA) Bricknell Karen R. (Berlin MA), Method and apparatus for validating I/O addresses in a fault-tolerant computer system.
  63. Jackson Daniel K. (Hillsboro OR), Method and circuit for checking integrated circuit chips.
  64. BeMent Bradley Earl (Farmington Hills MI) Tiedje Kevin Mark (Farmington Hills MI) Crawford Robert Dennis (Livonia MI), Method and system for detecting fault conditions on multiplexed networks.
  65. Grossman Leonid ; Vepa Ramkrishna, Method and system for identifying an error condition due to a faulty cable connection in an ethernet network.
  66. Bradley Frank (Cliffside Park NJ) Fletcher Royce (Santa Cruz CA), Method for determining reliability of high speed digital transmission by use of a synchronized low speed side channel.
  67. Fujiwara Shinji (Yokohama JPX), Method of designated time interval reservation access process of online updating and backing up of large database versio.
  68. Cedolin Riccardo (Turin ITX) Chiarottino Wolmer (Turin ITX) Giandonato Giuseppe (Turin ITX) Giorcelli Silvano (Turin ITX) Martinengo Giorgio (Turin ITX) Sofi Giorgio (Turin ITX) Villone Sergio (Turin, Modular signal-processing system.
  69. Maruyama Takumi (Kawasaki JPX) Sugita Kiyoshi (Kawasaki JPX) Yoshida Mitsunobu (Kawasaki JPX), Multi-CPU system having fault monitoring facility.
  70. Horst Robert W. (Champaign IL), Multiple-processor computer system with asynchronous execution of identical code streams.
  71. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
  72. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
  73. Jewett Douglas E. (Austin TX), Multiprocessor system with each processor executing the same instruction sequence and hierarchical memory providing on d.
  74. Whiteside Arliss E. (Royal Oak MI) Freedman Morris D. (Southfield MI) Tasar Omur (Harvard MA) Rothschild Alexander M. (Ann Arbor MI), Operations controller for a fault-tolerant multiple computer system.
  75. Amini Nader (Boca Raton FL) Boury Bechara F. (Boca Raton FL) Brannon Sherwood (Boca Raton FL) Horne Richard L. (Boynton Beach FL), Parity error detection and recovery.
  76. Gostanian Richard K. ; Ahern John E., Preforming concurrent transactions in a replicated database environment.
  77. Danielsen Carl M. (Lake Zurich IL) Dabbish Ezzat A. (Buffalo Grove IL) Puhl Larry C. (Sleepy Hollow IL), Redundant microprocessor control system using locks and keys.
  78. Long James R. (Huntsville AL) Harrill Roy L. (Walton Beach FL), Remote multiplexer terminal with redundant central processor units.
  79. Chandra Arun ; Bossen Douglas Craig ; Tendolkar Nandakumar Nityananda, Run time error probe in a network computing environment.
  80. Godiwala Nitin D. (Boylston MA) Maskas Barry A. (Sterling MA) Thaller Kurt M. (Acton MA) Metzger Jeffrey A. (Leominster MA), Scheme for error handling in a computer system.
  81. Goodwin Paul G. (Princeton NJ) Silverman Michael B. (Lakehurst NJ) Beck George A. (Princeton NJ), Spacecraft autonomous redundancy control.
  82. Ossfeldt Bengt E. (lvsjSEX), Stored program controlled real time system including three substantially identical processors.
  83. Kling Lars-Orjan,SEX ; Johnsson Sten Edvard,SEX, Synchronization of processors in a fault tolerant multi-processor system.
  84. Reams Byron L. ; McDonald Edward A., System and method of establishing error precedence in a computer system.
  85. Fogg ; Jr. Richard G. (Austin TX) Mathis Joseph R. (Georgetown TX) Nicholson James O. (Austin TX), System for DMA block data transfer based on linked control blocks.
  86. Giorcelli Silvano (Turin IT), System for checking two data processors operating in parallel.
  87. Hastings Reed (La Honda CA), System for modifying relocatable object code files to monitor accesses to dynamically allocated memory.
  88. Lamb Joseph M. (Hopedale MA), System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devic.
  89. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system and associated method.
  90. Norman John H. (Chandler AZ), Uninterruptable fault tolerant data processor.

이 특허를 인용한 특허 (21)

  1. Lemonovich, John E.; Sharp, William A.; Werner, James C.; Ding, Zhu; Berecek, Sean P., Cab signal receiver demodulator employing redundant, diverse field programmable gate arrays.
  2. Kawaguchi,Shinichi, Computer system for preventing inter-node fault propagation.
  3. Kalyanasundharam,Vydhyanathan; Hughes,William A.; Madrid,Philip E.; White,Scott A.; Naini,Ajay, Core redundancy in a chip multiprocessor for highly reliable systems.
  4. Ralston, John, Data processing device, method of execution error detection and integrated circuit.
  5. Watkins,John E.; Garnett,Paul J.; Rowlinson,Stephen, Delay compensation for synchronous processing sets.
  6. Corcoran, James J.; Danielson, Eric J.; Hemaidan, Samir S.; Roltgen, John W.; Sisson, James E.; Kovalan, Mark A.; Singer, Mark C., Dissimilar processor synchronization in fly-by-wire high integrity computing platforms and displays.
  7. Baca, David, Electronic fault detection unit.
  8. Rohleder, Michael; Fader, Joachim; Lenke, Frank; Baumeister, Markus, Fault tolerance of data processing steps operating in either a parallel operation mode or a non-synchronous redundant operation mode.
  9. Gibart,Anthony Gerard; Kucharski,Paul G.; Izzo,Joseph Paul; Kalan,Michael Dean; Rischar,Charles Martin, High speed synchronization in dual-processor safety controller.
  10. Baumann,Dietmar; Hofmann,Dirk; Vollert,Herbert; Nagel,Willi; Henke,Andreas; Foitzik,Bertram; Goetzelmann,Bernd, Method and device for monitoring a distributed system.
  11. Bernick,David L.; Bruckert,William F.; Garcia,David J.; Jardine,Robert L.; Klecka,James S.; Mehra,Pankaj; Smullen,James R., Method and system executing user programs on non-deterministic processors.
  12. Combs, William E., Method and system for controlling command execution.
  13. Del Vigna, Jr., Paul; Jardine, Robert L., Method and system of aligning execution point of duplicate copies of a user program by exchanging information about instructions executed.
  14. Kondo, Thomas J.; Jardine, Robert L; Bruckert, William F.; Garcia, David J.; Klecka, James S.; Smullen, James R.; Sprouse, Jeff; Stott, Graham B., Method and system of copying memory from a source processor to a target processor by duplicating memory writes.
  15. Bernick,David L.; Bruckert,William F.; Garcia,David J.; Jardine,Robert L.; Mehra,Pankaj; Smullen,James R., Method and system of determining whether a user program has made a system level call.
  16. Griessbach,Robert, Method for transmitting messages between bus users.
  17. Ple, Christophe, Process for maintaining execution synchronization between several asynchronous processors working in parallel and in a redundant manner.
  18. Wolfe,Jeffrey M.; Copenhaver,Jason L.; Ramos,Jeremy, Redundant processing architecture for single fault tolerance.
  19. Grochowski,Edward T.; Rash,William; Quach,Nhon, Replay mechanism for correcting soft errors.
  20. Wu, Kai Yam; Khosrowpour, Farzad, System and method for processing commands in a storage enclosure.
  21. Fiorentino, Richard D.; Kaman, Charles H.; Troiani, Mario; Muench, Erik, System for cross-host, multi-thread session alignment.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로