$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/00
출원번호 US-0724196 (2000-11-28)
§371/§102 date 20001107 (20001107)
발명자 / 주소
  • Redford, John
출원인 / 주소
  • ChipWrights Design, Inc.
대리인 / 주소
    Fish &
인용정보 피인용 횟수 : 14  인용 특허 : 70

초록

A method of determining whether datapaths executing in a computer program should execute conditional processing block includes determining whether processor enable (PE) states of all of the datapaths are disabled, and branching around the conditional processing if the PE states of all of the datapat

대표청구항

1. A computer-implemented method of determining whether a plurality of datapaths executing a computer program should execute conditional processing in the computer program, comprising:determining whether processor enable states of all of the datapaths are disabled; determining whether the computer p

이 특허에 인용된 특허 (70)

  1. Jan Van Lunteren CH, Address mapping for system memory.
  2. van Hook Timothy J. ; Hsu Peter ; Huffman William A. ; Moreton Henry P. ; Killian Earl A., Alignment and ordering of vector elements for single instruction multiple data processing.
  3. McAuliffe Keven P. (Yorktown Heights NY) Melton Evelyn A. (Poughkeepsie NY) Norton Vern A. (Croton-On-Hudson NY) Pfister Gregoty F. (Briarcliff Manor NY) Wakefield Scott P. (Croton-On-Hudson NY), Aperiodic mapping system using power-of-two stride access to interleaved devices.
  4. Nunziata Ann B., Bank selection logic for memory controllers.
  5. Blomgren James S. (San Jose CA) Cohen Earl T. (Fremont CA) Baird Brian R. (Pleasanton CA), Block-based branch prediction using a target finder array storing target sub-addresses.
  6. Sites Richard Lee ; Witek Richard T., Branch prediction in high-performance processor.
  7. Rosich Mitchell N. (Acton MA), BuIffet for gathering write requests and resolving read conflicts by matching read and write requests.
  8. Weinberg Tobias M. (Somerville MA) Tennies Lisa A. (Bedford MA) Vasilevsky Alexander D. (Watertown MA), Compiling a source code vector instruction by generating a subgrid loop for iteratively processing array elements by plu.
  9. Morton Steven G., DSP having a plurality of like processors controlled in parallel by an instruction word, and a control processor also c.
  10. Yoshida Shinichi,JPX ; Muramatsu Tsuyoshi,JPX, Data driven information processor.
  11. Nomura Shingo (Nabari JPX), Data flow processor with variable logic connection between processors in a system.
  12. Gotou Shizuo (Hachiouji JPX) Kagimasa Toyohiko (Kokubunji JPX) Yoshizumi Seiichi (Hino PA JPX) Shintani Yooichi (Pittsburgh PA), Data processor with control of the significant bit lengths of general purpose registers.
  13. Matoba Tsukasa (Kawasaki JPX) Aikawa Takeshi (Tokyo JPX) Okamura Mitsuyoshi (Tokyo JPX) Maeda Ken-ichi (Kamakura JPX) Saito Mitsuo (Yokosuka JPX), Device for saving and restoring register information.
  14. Sullivan Timothy J. (Clinton MA) Burns Cynthia J. (Franklin MA) Andrade Albert T. (North Grafton MA) Frangioso ; Jr. Ralph C. (Franklin MA), Expandable memory system and method for interleaving addresses among memory banks of different speeds and sizes.
  15. Lee De-Lei (Thornhill CAX), High-performance interleaved memory system comprising a prime number of memory modules.
  16. Fijany Amir (Sherman Oaks CA) Bejczy Antal K. (Pasadena CA), Highly parallel reconfigurable computer architecture for robotic computation having plural processor cells each having r.
  17. Lazaravich Robert V. (Chandler AZ) Kuester Jill L. (Mesa AZ), Instruction accelerator for processing loop instructions with address generator using multiple stored increment values.
  18. Carmelo Condemi IT; Fabrizio Campanale IT; Salvatore Nicosia IT; Francesco Tomaiuolo IT; Luca Giuseppe De Ambroggi IT; Promod Kumar IT, Interleaved memory device for sequential access synchronous reading with simplified address counters.
  19. Koetje Anno J,GBX ; Ranta Jukka,FIX ; Wilson Alice,GBX, Interleaving and de-interleaving of data in telecommunications.
  20. James H. Jackson ; Michael W. Kleeman ; Georges Melhem ; Sanjeev Mohindra, MIMD arrangement of SIMD machines.
  21. Grondalski Robert S. (Maynard MA), Massively parallel array processing system.
  22. Grondalski Robert S. (Maynard MA), Massively parallel array processing system with processors selectively accessing memory module locations using address i.
  23. Wade Jon P. ; Cassiday Daniel R. ; Lordi Robert D. ; Steele ; Jr. Guy Lewis ; St. Pierre Margaret A. ; Wong-Chan Monica C. ; Abuhamdeh Zahi S. ; Douglas David C. ; Ganmukhi Mahesh N. ; Hill Jeffrey V, Massively parallel computer including auxiliary vector processor.
  24. Murata Koh (Tokyo JPX), Memory access system and method modifying a memory interleaving scheme so that data can be read in any sequence without.
  25. Gilbert Ira H., Mesh parallel computer architecture apparatus and associated methods.
  26. Gilbert Ira H. (Carlisle MA), Mesh parallel computer architecture apparatus and associated methods.
  27. Redford John, Method and apparatus for decoding JPEG symbols.
  28. Hayden Peter C. (Mont Vernon NH), Method and apparatus for detecting and executing cross-domain calls in a computer system.
  29. Redford John, Method and apparatus for determining discrete cosine transforms using matrix multiplication and modified booth encoding.
  30. Redford John, Method and apparatus for optimizing storage of compressed images in memory.
  31. Redford John, Method and apparatus for optimizing storage of compressed images in memory.
  32. Redford John L., Method and apparatus for performing a masked byte addition operation.
  33. Redford John L., Method and apparatus for performing concurrent write operations to a single-write-input register file and an accumulator.
  34. Law Patrick Y. (Milpitas CA), Method and apparatus for providing data to a parallel processing array.
  35. Mowry Todd C. (Palo Alto CA) Killian Earl A. (Los Altos CA), Method and apparatus for reducing delays following the execution of a branch instruction in an instruction pipeline.
  36. Fong Anthony S.,HKX, Method and apparatus to specify access control list and cache enabling and cache coherency requirement enabling on individual operands of an instruction of a computer.
  37. Redford John, Method and apparatus utilizing a simplified content-addressable memory for JPEG decoding.
  38. Prame Eric S. (Lidingo SEX), Method and device for addressing a memory.
  39. Dubey Pradeep Kumar,INX ; Olsson Brett ; Hochsprung Ronald Ray ; Scales ; III Hunter Ledbetter ; Diefendorff Keith Everett, Method and system for a result code for a single-instruction multiple-data predicate compare operation.
  40. Agarwal Ramesh Chandra ; Groves Randall Dean ; Gustavson Fred Gehrung ; Johnson Mark Alan ; Olsson Brett, Method and system for providing a single-instruction, multiple-data execution unit for performing single-instruction, mu.
  41. Lorie Raymond A. (San Jose CA) Strong ; Jr. Hovey R. (San Jose CA), Method for conditional branch execution in SIMD vector processors.
  42. Halahmi Dror,ILX ; Salant Yoram,ILX, Method for digital signal processing, DSP, mobile communication and audi o-device.
  43. Hillis W. Daniel (Cambridge MA) Lasser Clifford (Boston MA) Kahle Brewster (Somerville MA) Sims Karl (Somerville MA), Method of simulating additional processors in a SIMD parallel processor array.
  44. Revilla Juan Guillermo ; Barry Edwin F. ; Marchand Patrick Rene ; Pechanek Gerald G., Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor.
  45. Puhl Larry C. (Sleepy Hollow IL), Microprocessor with duplicate registers for processing interrupts.
  46. Luick David Arnold, Multi-ported and interleaved cache memory supporting multiple simultaneous accesses thereto.
  47. Blaner Bartholomew (Underhill Center VT) Larsen Larry D. (Raleigh NC), Multiple condition code branching system in a multi-processor environment.
  48. Widen Melinda A. (Arlington MA) Bradley John J. (Framingham MA) O\Har George M. (Chelmsford MA), Nibble and word addressable memory arrangement.
  49. Hillis W. Daniel (Cambridge MA) Douglas David C. (Concord MA) Leiserson Charles E. (Winchester MA) Kuszmaul Bradley C. (Waltham MA) Ganmukhi Mahesh N. (Wexford PA) Hill Jeffrey V. (San Jose CA) Wong-, Parallel computer system with physically separate tree networks for data and control messages.
  50. Gifford David K. (Cambridge MA), Parallel processing system with processor array having memory system included in system memory.
  51. Kim Won S. (Fremont CA) Nickolls John R. (Los Altos CA), Parallel processor system with highly flexible local control capability, including selective inversion of instruction si.
  52. Meeker Woodrow L. ; Abercrombie Andrew P., Pattern generation and shift plane operations for a mesh connected computer.
  53. Yeager Kenneth C. ; Khurshid Mazin S., Pipeline processor with enhanced method and apparatus for restoring register-renaming information in the event of a bran.
  54. Forster Richard G. (San Jose CA) Howard John K. (San Jose CA), Program branching method and apparatus.
  55. Luca Giuseppe De Ambroggi IT; Fabrizio Campanale IT; Salvatore Nicosia IT; Francesco Tomaiuolo IT; Promod Kumar IT, Redundancy architecture for an interleaved memory.
  56. Sazzad Sharif Mohammad ; Pearlstein Larry, Registers and methods for accessing registers for use in a single instruction multiple data system.
  57. Taylor James L. (Eastleigh GBX), SIMD array processor with global instruction control and reprogrammable instruction decoders.
  58. Jonathan Coulombe JP; Seiichiro Iwase JP, SIMD control parallel processor with simplified configuration.
  59. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael, SIMIMD array processing system.
  60. Stokes ; Richard Arthur ; Kuck ; David Jerome ; Jensen ; Carl Anton, Scientific processor.
  61. Levinthal Adam E. (Corte Madera CA) Porter Thomas K. (Fairfax CA) Duff Thomas D. S. (No. Plainfield NJ) Carpenter Loren C. (Novato CA), Selective operation of processing elements in a single instruction multiple data stream (SIMD) computer system.
  62. Sprague David L. (10 Jacobs Creek Rd. Trenton NJ 08628) Harney Kevin (30 Reeve Pl. Brooklyn NY 11218) Kowashi Eiichi (6234 Kaitlyn Ct. Lawrenceville NJ 08648) Keith Michael (14 Quail Dr. Holland PA 1, Simd with selective idling of individual processors based on stored conditional flags, and with consensus among all flag.
  63. Bindloss Keith M. ; Garey Kenneth E. ; Watson George A. ; Earle John, Space vector data path.
  64. Gilbert Ira H. (Carlisle MA) Ciccia Nicodemo A. (North Reading MA), Synchronous processor with simultaneous instruction processing and data transfer.
  65. Gingold David Bruce (Somerville MA) Crouch Kenneth Walter (Cambridge MA) Lasser Clifford Adam (Cambridge MA) Bromley Harry Mark (Andover MA) Steele ; Jr. Guy Lewis (Lexington MA), System and method of mapping an array to processing elements.
  66. Kawakami Katsura (Yokohama JPX), System for program interrupt processing with quasi-stack of register-sets.
  67. Johnson William M. (San Jose CA), System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information sto.
  68. Chu Ke-Chiang (San Jose CA) Sharp Richard S. (Santa Barbara CA), Time-shared, multi-phase memory accessing system.
  69. Gilbert Ira H. (Carlisle MA) Ciccia Nicodemo A. (North Reading MA), Translator for translating source code for selective unrolling of loops in the source code.
  70. Koyanagi Yoichi (Kawasaki JPX) Horie Takeshi (Kawasaki JPX), Vector processor having a mask register used for performing nested conditional instructions.

이 특허를 인용한 특허 (14)

  1. Sevat,Leonardus Hendricus Maria; Kleihorst,Richard Petrus; Nieuwland,Andre Krijn, Device for parallel data processing as well as a camera system comprising such a device.
  2. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  3. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  4. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  5. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  6. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  7. Coon, Brett W.; Nickolls, John R.; Nyland, Lars; Mills, Peter C.; Lindholm, John Erik, Indirect function call instructions in a synchronous parallel thread processor.
  8. Hutson, Maurice L., Method and apparatus of multiple abbreviations of interleaved addressing of paged memories.
  9. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  10. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  11. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Security of program executables and microprocessors based on compiler-architecture interaction.
  12. Hutson, Maurice L., Shunted interleave for accessing plural memory banks, particularly those having partially accessed cells containing data for cache lines.
  13. Moritz, Csaba Andras, Statically speculative compilation and execution.
  14. Moritz, Csaba Andras, Statically speculative compilation and execution.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로