A method and structure for forming a metallic capping interface between damascene conductive wires/studs and damascene conductive wiring line structures. The method forms a first insulative layer on a substrate layer, followed by forming damascene conductive wires/studs in the first insulative layer
A method and structure for forming a metallic capping interface between damascene conductive wires/studs and damascene conductive wiring line structures. The method forms a first insulative layer on a substrate layer, followed by forming damascene conductive wires/studs in the first insulative layer. A lower portion of each damascene conductive wire/stud is in contact with an electronic device (e.g., a field effect transistor), or a shallow trench isolation, that is within the substrate layer. A top portion of the first insulative layer is removed, such as by etching, such that an upper portion of the damascene conductive wires/studs remain above the first insulative layer. A metallic capping layer is formed on the upper portions of the damascene conductive wires/studs such that the metallic capping layer is in conductive contact with the damascene conductive wires/studs. Portions of the metallic capping layer between the damascene conductive wires/studs are removed to form a metallic cap on each damascene conductive wire/stud and to conductively isolate one or more of the damascene conductive wires/studs. A portion of the metallic capping layer may be removed from a particular damascene conductive wire/stud such that no metallic capping material remains conductively coupled to the particular damascene conductive wire/stud. A second insulative layer is formed on the first insulative layer such that the second insulative layer covers the metallic caps. Damascene conductive wiring lines are formed within the second insulative layer above the metallic caps and are conductively coupled to the metallic caps.
대표청구항▼
1. An method for forming an electronic structure, comprising the steps of:providing a substrate layer that includes a first electronic device; forming a passivating layer on the substrate layer and in mechanic contact with the substrate layer, wherein the passivating layer is on the first electronic
1. An method for forming an electronic structure, comprising the steps of:providing a substrate layer that includes a first electronic device; forming a passivating layer on the substrate layer and in mechanic contact with the substrate layer, wherein the passivating layer is on the first electronic device and is in mechanical contact with the first electronic device; forming a first insulative layer on the passivating layer and in mechanical contact with the passivating layer; forming a first damascene conductive wire/stud in the first insulative layer; removing a top portion of the first insulative layer such that an upper portion of the first damascene conductive wire/stud is above the first insulative layer after said removing; forming a metallic capping layer on the first insulative layer such at the metallic capping layer is in conductive contact with the first damascene conductive wire/stud; subtractively etching a portion of the metallic capping layer to form a subtractive etch metallic cap on the upper portion of the first damascene conductive wire/stud such that the subtractive etch metallic cap is in conductive contact with the first damascene conductive wire/stud; forming a second insulative layer on the first insulative layer, wherein the second insulative layer covers the subtractive etch metallic cap; and forming a damascene conductive wiring line structure within the second insulative layer such that the damascene conductive wiring line structure is above the subtractive etch metallic cap and conductively coupled to the subtractive etch metallic cap. 2. The method of claim 1, wherein the step of forming a first damascene conductive wire/stud includes conductively coupling a lower portion of the first damascene conductive wire/stud to a first portion of the first electronic device.3. The method of claim 2, further comprising forming a second damascene conductive wire/stud in the first insulative layer such that a lower portion of the second damascene conductive wire/stud is conductively coupled to a second portion of the first electronic device,wherein the removing step results in an upper portion of the second damascene conductive wire/stud being above the first insulative layer, wherein the step of forming a metallic capping layer results in the metallic capping layer being in conductive contact with the second damascene conductive wire/stud, and wherein the subtractively etching step results in the subtractive etch metallic cap being in conductive contact with the second damascene conductive wire/stud. 4. The method of claim 3, wherein the first electronic device is a field effect transistor (FET), wherein the first portion of the first electronic device includes a gate of the FET, and wherein the second portion of the first electronic device is selected from the group consisting of a source of the FET and a drain of the FET.5. The method of claim 3, wherein the damascene conductive wiring line structure comprises a dual damascene in contact with the subtractive etch metallic cap.6. The method of claim 2, wherein the first electronic device is selected from the group consisting of an MOS capacitor, a resistor, an inductor, a charged coupled device, and a light emitting diode.7. The method of claim 2, wherein the substrate layer further comprises a second electronic device, and wherein forming the electronic structure further comprises:forming a second damascene conductive wire/stud in the first insulative layer such that a lower portion of the second damascene conductive wire/stud is conductively coupled to a portion of the second electronic device, wherein the removing step results in an upper portion of the second damascene conductive wire/stud being above the first insulative layer, and wherein the step of forming a metallic capping layer results in the metallic capping layer being in conductive contact with the second damascene conductive wire/stud; and forming a damascene conductive wiring line within the second insulative layer, wherein the damascene conductive wiring line is above the second damascene conductive wire/stud and is insulatively isolated from the second damascene conductive wire/stud. 8. The method of claim 7, wherein the subtractively etching step etches away all conductive material of the metallic capping layer that had been in conductive contact with the second damascene conductive wire/stud.9. The method of claim 1, wherein the substrate includes a shallow trench isolation (STI), and wherein the step of forming a first damascene conductive wire/stud includes forming a lower portion of the first damascene conductive wire/stud on the STI.10. The method of claim 1, wherein the subtractively etching step further comprises forming a second subtractive etch metallic cap on the first insulative layer such that the second subtractive etch metallic cap is insulatively isolated, and further comprising forming a dual damascene within the second insulative layer such that the dual damascene is above the second subtractive etch metallic cap and is conductively coupled to the second subtractive etch metallic cap.11. The method of claim 1, wherein the metallic capping layer has a thickness between about 50 nm and about 300 nm.12. The method of claim 1, wherein the metallic capping layer includes an electrically conductive material selected from the group consisting of tungsten, tantalum, titanium nitride, aluminum with copper doping, tantalum nitride, tungsten nitride, gold, silver, platinum, copper, palladium, and combinations thereof.13. The method of claim 1, wherein the first damascene conductive wire/stud includes an internal seam or void oriented lengthwise within the first damascene conductive wire/stud.14. The method of claim 1, wherein the subtractively etching step includes selective etching of the portion of the metallic capping layer with respect to the first damascene conductive wire/stud, wherein the metallic capping layer includes a first electrically conductive material, and wherein the first damascene conductive wire/stud includes a second electrically conductive material which differs from the first electrically conductive material.15. The method of claim 14, wherein the first electrically conductive material is selected from the group consisting of tungsten, tantalum, titanium nitride, aluminum with copper doping, tantalum nitride, tungsten nitride, gold, silver, platinum, copper, palladium, alloys thereof, and combinations thereof, and wherein the second electrically conductive material is selected from the group consisting of polysilicon, tungsten, aluminum, copper, tantalum, and titanium nitride, alloys thereof, and combinations thereof.16. The method of claim 1, wherein the subtractive etch metallic cap includes an electrically conductive material selected from the group consisting of tungsten, tantalum, titanium nitride, aluminum with copper doping, tantalum nitride tungsten nitride, copper, and combinations thereof.17. The method of claim 1, wherein a distance between a top surface of the first damascene conductive wire/stud and a top surface of the first insulative layer is between about 100 nm and about 400 nm.18. The method of claim 1, wherein the first insulative layer has a thickness that is greater than 250 nm.19. The method of claim 1, further comprising a passivating film disposed between the first insulative layer and the second insulative layer.20. The method of claim 19, wherein the passivating film is in contact with the subtractive etch metallic cap.21. The method of claim 1, wherein the damascene conductive wiring line structure comprises a damascene conductive wiring line and a conductive liner formed on sides of the damascene conductive wiring line.22. The method of claim 1, wherein the damascene conductive wiring line structure together with the subtractive etch mechanical cap and the first damascene conductive wire/stud are adapted to collectively couple the first electronic device to other conductive structure in interlevel dielectric layers which are at or above the damascene conductive wiring line structure.23. The method of claim 1, wherein the damascene conductive wiring line structure comprises a dual damascene in contact with the subtractive etch metallic cap.24. The method of claim 1, wherein the passivating layer comprises a material selected from the group consisting of silicon nitride and silicon carbide.25. The method of claim 1, wherein the first insulation layer comprises a material selected from the group consisting of phososilicate glass and borophososilicate glass.26. The method of claim 1, wherein the first insulation layer has a thickness between about 0.2 microns and about 1.5 microns.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (24)
Mei Sheng Zhou SG; Sangki Hong SG; Simon Chooi SG, Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects.
Klein Richard K. ; Selcuk Asim A. ; Kepler Nicholas J. ; Sander Craig S. ; Spence Christopher A. ; Lee Raymond T. ; Holst John C. ; Horne Stephen C., Forming local interconnects in integrated circuits.
Huang Richard J. (Milpitas CA) Cheung Robin W. (Cupertino CA) Rakkhit Rajat (Milpitas CA) Lee Raymond T. (Sunnyvale CA), Landing pad technology doubled up as a local interconnect and borderless contact for deep sub-half micrometer IC applica.
Kobeda Edward (Poughkeepsie NY) Patton Gary L. (Poughkeepsie NY), Method for fabricating bipolar and CMOS devices in integrated circuits using contact metallization for local interconnec.
Furukawa Toshiharu ; Hakey Mark C. ; Holmes Steven J. ; Horak David V., Method for manufacturing a field effect transitor (FET) having mis-aligned-gate structure.
Chen Hung-Sheng ; Kim Unsoon ; Sun Yu ; Chang Chi ; Ramsbey Mark ; Randolph Mark ; Kajita Tatsuya ; Hui Angela ; Wang Fei ; Chang Mark, Process for fabricating an integrated circuit with a self-aligned contact.
Schinella Richard ; Sanganeria Mahesh K., Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate.
Joshi Rajiv V. ; Cuomo Jerome J. ; Dalal Hormazdyar M. ; Hsu Louis L., Refractory metal capped low resistivity metal conductor lines and vias formed using PVD and CVD.
En William G. ; Ngo Minh Van ; Yang Chih-Yuh ; Foote David K. ; Bell Scott A. ; Karlsson Olov B. ; Lyons Christopher F., Silicon oxime spacer for preventing over-etching during local interconnect formation.
Bonilla, Griselda; Choi, Samuel S. S.; Filippi, Ronald G.; Huang, Elbert E.; Lustig, Naftali E.; Simon, Andrew H., Alternate dual damascene method for forming interconnects.
Cabral, Jr., Cyril; Engelmann, Sebastian U.; Fletcher, Benjamin L.; Gordon, Michael S.; Joseph, Eric A., Patterning transition metals in integrated circuits.
Cabral, Jr., Cyril; Engelmann, Sebastian U.; Fletcher, Benjamin L.; Gordon, Michael S.; Joseph, Eric A., Patterning transition metals in integrated circuits.
Farooq, Mukta G.; Fasano, Benjamin V.; Frankel, Jason L.; Hamel, Harvey C.; Kadakia, Suresh D.; Long, David C.; Pompeo, Frank L.; Ray, Sudipta K., Structure for implementing secure multichip modules for encryption applications.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.