$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit package and method of manufacturing the integrated circuit package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/495
출원번호 US-0178372 (2002-06-24)
발명자 / 주소
  • Pedron, Serafin
  • McLellan, Neil Robert
  • Yee, Lin Tsui
출원인 / 주소
  • ASAT Limited
대리인 / 주소
    Milbank, Tweed, Hadley &
인용정보 피인용 횟수 : 62  인용 특허 : 91

초록

The present invention relates to an integrated circuit package and method of manufacturing an integrated circuit package. In one aspect, the present invention relates to an integrated circuit package including a lead frame having a lead with an inner pad and an outer pad connected by a connection me

대표청구항

1. An integrated circuit package, comprising:a lead frame comprising a lead comprising an inner pad and an outer pad connected by a connection member, wherein a region of said inner pad and a region of said outer pad are separated by a channel extending through a width of said lead; a semiconductor

이 특허에 인용된 특허 (91)

  1. Bhattacharyya Bidyut K. (Chandler AZ) Mallik Debendra (Chandler AZ) Ban Syunsuke (Hyogo JPX) Takikawa Takatoshi (Hyogo JPX) Yamanaka Shosaku (Hyogo JPX), Advance multilayer molded plastic package using mesic technology.
  2. Bond Robert H. (Plano TX) Hundt Michael J. (Double Oak TX), Ball grid array integrated circuit package with high thermal conductivity.
  3. Hirakawa Tadashi,JPX, Ball grid array semiconductor package with solder ball openings in an insulative base.
  4. Hidenori Kimbara JP; Nobuyuki Ikeguchi JP; Katsuji Komatsu JP, Ball grid array type printed wiring board having exellent heat diffusibility and printed wiring board.
  5. Watanabe Kazutoshi,JPX, Ceramic package used for semiconductor chips different in layout of bonding pads.
  6. Glenn Thomas P. ; Hollaway Roy D.,PHX, Chip-size semiconductor packages.
  7. Ewer Peter R.,GB2, Crushable bead on lead finger side surface to improve moldability.
  8. Daves Glenn G. ; Edwards David L., Customizable lid for improved thermal performance of modules using flip chips.
  9. Ference Thomas G. ; Howell Wayne J. ; Sprogis Edmund J., Dual chip with heat sink.
  10. Glenn Thomas P., Electromagnetic interference shield driver and method.
  11. Niones Eulogia A. ; Kham Nhun Thun ; Bancod Ludovico ; Choi Yeon Ho,KRX ; Crowley Sean T., Electronic device package and leadframe and method for making the package.
  12. Glenn Thomas P., Electrostatic discharge protection package and method.
  13. McClellan, Neil, Enhanced leadless chip carrier.
  14. Fan Nelson,HKX ; McLellan Neil,HKX, Exposed die leadless plastic chip carrier.
  15. Chien-Ping Huang TW; Tzong-Da Ho TW; Cheng-Hsu Hsiao TW, Fabricating method for semiconductor package.
  16. Glenn Thomas P., Flip-chip micromachine package fabrication method.
  17. Long Jon (Livermore CA) Schneider Mark (San Jose CA) Patil Sadanand (San Jose CA), Heat sink for semiconductor device assembly.
  18. Lai Jeng Yuan,TWX ; Huang Chien Ping,TWX, Heat-dissipating structure for integrated circuit package.
  19. Combs Edward G. (Foster City CA), High power dissipation plastic encapsulated package for integrated circuit die.
  20. Ackermann Karl-Peter (Niederrohrdorf CHX) Berner Gianni (Baden CHX), Highly integrated circuit and method for the production thereof.
  21. Kikuchi Tatsuro (booth of Hirakata JPX) Uenishi Yoshitsugu (booth of Hirakata JPX), Integrated circuit device and manufacturing method thereof.
  22. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package.
  23. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  24. Combs Edward G. ; Sheppard Robert, Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly.
  25. Glenn Thomas P. (Gilbert AZ) Molnar Ronald J. (Phoenix AZ) Hollaway Roy Dale (Paranaque PHX), Interdigitated wirebond programmable fixed voltage planes.
  26. Yasunaga, Shoshi; Sugimoto, Jun, Lead frame for a semiconductor device and method of manufacturing a semiconductor device.
  27. Burns Carmen D. (Austin TX), Lead-on-chip integrated circuit fabrication method.
  28. Minamio, Masanori; Adachi, Osamu, Leadframe and method for manufacturing resin-molded semiconductor device.
  29. Chew Chee Hiong,MYX ; Chee Hin Kooi,MYX ; Embong Saat Shukri,MYX, Leadframe, method of manufacturing a leadframe, and method of packaging an electronic component utilizing the leadframe.
  30. Neil McLellan HK; Nelson Fan HK, Leadless plastic chip carrier with etch back pad singulation.
  31. Jaime Bayan ; Peter Howard Spalding ; Harry Cheng Hong Kam MY; Ah Lek Hu MY; Sharon Mei Wan Ko MY; Santhiran Nadarajah MY; Aik Seng Kang MY; Yin Yen Bong MY, Low inductance leadless package.
  32. Neil McLellan HK; Chun Ho Fan HK; Kwok Cheung Tsang HK; Pik Ling Lau HK, Metal foil laminated IC package.
  33. Glenn Thomas P. (Phoenix AZ) Hollaway Roy D. (Metro Manila PHX), Method for applying flux to ball grid array package.
  34. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX), Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer fil.
  35. Golwalkar Suresh V. (Folsom CA) Foehringer Richard (Fair Oaks CA) Wentling Michael (Cameron Park CA) Takatsuki Ryo (Ibaraki JPX) Kawashima Shigeo (Kitakyusyu JPX), Method for constructing a dual sided, wire bonded integrated circuit chip package.
  36. Marrs Robert C. (Scottsdale AZ), Method for forming a semiconductor device having a thermal dissipator and electromagnetic shielding.
  37. Lubbers Robert Marie,NLX ITX 2902 GP, Method for transporting a container and transporting means for performing the method.
  38. Steffen Francis (Rousset FRX), Method of encapsulating an integrated circuit using a punched metal grid attached to a perforated dielectric strip.
  39. Glenn Thomas P. ; Hollaway Roy D.,PAX ; Panczak Anthony E., Method of making an integrated circuit package.
  40. Glenn Thomas P., Method of making an integrated circuit package employing a transparent encapsulant.
  41. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  42. Chien Ping Huang TW; Tzong-Da Ho TW; Cheng-Hsu Hsiao TW, Method of making semiconductor package with heat spreader.
  43. Fjelstad Joseph, Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer.
  44. Jouvet Adrien (Colomiers FRX) Duvois Eric (Toulouse FRX), Micropackage for identification card.
  45. Zimmerman Michael A. (North Andover MA), Molded circuit package having heat dissipating post.
  46. Manteghi Kamran, Molded leadframe ball grid array.
  47. Combs, Edward G., Molded plastic package with heat sink and enhanced electrical performance.
  48. Karnezos Marcos ; Chang S. C. ; Combs Edward G. ; Fahey John R., Molded plastic package with heat sink and enhanced electrical performance.
  49. Glenn Thomas P. ; Webster Steven, Molded window array for image sensor packages.
  50. Glenn Thomas P., Mounting for a semiconductor integrated circuit device.
  51. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  52. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  53. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  54. Glenn Thomas P., Optical sensor array mounting and alignment.
  55. Asada Junichi,JPX, Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same.
  56. Glenn Thomas P. ; Jewler Scott J. ; Roman David ; Yee J. H.,KRX ; Moon D. H.,KRX, Plastic integrated circuit device package and leadframe having partially undercut leads and die pad.
  57. Glenn Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  58. Glenn Thomas P., Plastic package for an optical integrated circuit device and method of making.
  59. Mostafazadeh Shahram ; Smith Joseph O., Plastic package with exposed die.
  60. Glenn Thomas P. (Gilbert AZ) Holloway Roy D. (Sucat PHX), Plastic packaged integrated circuit with heat spreader.
  61. Sankhagowit Thanomsak (Sunnyvale CA), Pre-testable semiconductor die package.
  62. Juskey, Frank J.; McMillan, John R.; Huemoeller, Ronald P., Printed circuit board with integral heat sink for semiconductor package.
  63. Hirakawa Tadashi,JPX, Printed circuit board with opposed bonding shelves for semiconductor chip wire bonding at different levels.
  64. Stampfli Jean-Marcel (Le Landeron CHX), Process for manufacturing electronic modules for microcircuit cards.
  65. Urushima Michitaka (Tokyo JPX), Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps.
  66. Glenn Thomas P., RF shielded device.
  67. Jackson Sydney (Hayfield EN) Shepherd Alan Arthur (Bramhall EN), Related to the manufacture of lead frames and the mounting of semiconductor devices thereon.
  68. Yamaguchi Yukio,JPX, Resin encapsulated semiconductor device having a reduced thickness and improved reliability.
  69. Yagi Hiroshi,JPX ; Hitomi Yoichi,JPX ; Nakamura Makoto,JPX ; Sasaki Masato,JPX, Resin-sealed semiconductor device, circuit member used therefor.
  70. Long Jon M. (Livermore CA) Steidl Michael J. (San Jose CA), Rigid strip carrier for integrated circuits.
  71. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  72. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  73. Yamaguchi Tadashi (Tokyo JPX), Semiconductor device having a particular conductive lead structure.
  74. Marrs Robert C. (Scottsdale AZ), Semiconductor device having a thermal dissipator and electromagnetic shielding.
  75. Ichikawa Seiji,JPX ; Umemoto Takeshi,JPX ; Nishibe Toshiaki,JPX ; Sato Kazunari,JPX ; Tsubota Kunihiko,JPX ; Suga Masato,JPX ; Nishimura Yoshikazu,JPX ; Okahira Keita,JPX ; Miya Tatsuya,JPX ; Kitakog, Semiconductor device having lead terminals bent in J-shape.
  76. Kawahara Toshimi (Kawasaki JPX) Nakaseko Shinya (Kawasaki JPX) Osawa Mitsunada (Kawasaki JPX) Taniguchi Shinichirou (Kagoshima JPX) Osumi Mayumi (Kawasaki JPX) Ishiguro Hiroyuki (Kawasaki JPX) Katoh , Semiconductor device having resin gate hole through substrate for resin encapsulation.
  77. Kweon Young Do,KRX ; Lee Kyu Jin,KRX ; Choi Wan Gyan,KRX, Semiconductor device package structure having column leads and a method for production thereof.
  78. Mennitt Timothy J. (Cedar Park TX) Warren John P. (Austin TX) Sloan James W. (Austin TX), Semiconductor device with test-only contacts and method for making the same.
  79. Cain Earl S. (Napa CA), Semiconductor die packages having lead support frame.
  80. WonSun Shin KR; DoSung Chun TH; SangHo Lee KR; SeonGoo Lee KR; Vincent DiCaprio, Semiconductor package and method for fabricating the same.
  81. Heung-su Gang KR, Semiconductor package having implantable conductive lands and method for manufacturing the same.
  82. Shin Won Sun,KRX ; Lee Won Kyun,KRX, Semiconductor package including heat sink with layered conductive plate and non-conductive tape bonding to leads.
  83. Glenn Thomas P., Shielded surface acoustical wave package.
  84. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Solder ball joint.
  85. S. Gabriel R. Dosdos ; Joel J. Orona ; Daniel C. Nuez, Structure and method of testing failed or returned die to determine failure location and type.
  86. Chen Lung-Tai,TWX ; Chiang Ping-Huang,TWX ; Chou Yu-Kon,TWX ; Chao Chien-Chi,TWX, Structure for semiconductor package for improving the efficiency of spreading heat.
  87. Williams Richard K. ; Lam Allen K. ; Choi Alexander K., Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die.
  88. Massingill Thomas J. (Scotts Valley CA), Thin cavity down ball grid array package based on wirebond technology.
  89. Crowley Sean Timothy ; Boland Bradley David, Thin leadframe-type semiconductor package having heat sink with recess and exposed surface.
  90. Lee Shaw W. (Cupertino CA) Panczak Anthony E. (Sunnyvale CA) Belani Jagdish G. (Cupertino CA), Ultra thin ball grid array using a flex tape or printed wiring board substrate and method.
  91. Elsner Peter,CHX, Use of melatonin for the treatment of androgenetic alopecia.

이 특허를 인용한 특허 (62)

  1. Sirinorakul, Saravuth, Apparatus for and methods of attaching heat slugs to package tops.
  2. Sirinorakul, Saravuth, Auxiliary leadframe member for stabilizing the bond wire process.
  3. Sirinorakul, Saravuth, Auxiliary leadframe member for stabilizing the bond wire process.
  4. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  5. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  6. Li, Tunglok, IC package and method for manufacturing the same.
  7. McLellan, Neil R.; Chan, Vincent K.; Topacio, III, Roden R., Integrated circuit package strip with stiffener.
  8. Do, Byung Tai; Chua, Linda Pei Ee; Kuan, Heap Hoe, Integrated circuit package system stackable devices.
  9. McLellan, Neil R.; Chan, Vincent K.; Topacio, Roden R., Integrated package circuit with stiffener.
  10. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame ball grid array with traces under die.
  11. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame ball grid array with traces under die.
  12. Sirinorakul, Saravuth, Lead frame ball grid array with traces under die having interlocking features.
  13. Sirinorakul, Saravuth, Lead frame ball grid array with traces under die having interlocking features.
  14. Nondhasittichai, Somchai; Sirinorakul, Saravuth, Lead frame land grid array.
  15. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame land grid array with routing connector trace under unit.
  16. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame land grid array with routing connector trace under unit.
  17. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  18. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  19. Sirinorakul, Saravuth; Yenrudee, Suebphong, Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow.
  20. Li, Tunglok, Leadframe for IC package and method of manufacture.
  21. Talledo, Jefferson, Leadframe package with stable extended leads.
  22. Truhitte, Darrell D.; Wang, Soon Wei; Chew, Chee Hiong, Leadless semiconductor packages, leadframes therefor, and methods of making.
  23. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  24. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  25. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  26. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Method and apparatus for no lead semiconductor package.
  27. Nuanwan, Suweat; Tayaphat, Prayoch; Itdhiamornkulchai, Apichai, Method and apparatus to prevent double semiconductor units in test socket.
  28. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Method for forming lead frame land grid array.
  29. Yip,Heng Keong, Method of making exposed pad ball grid array package.
  30. Li, Tung Lok, Method of manufacturing leadless integrated circuit packages having electrically routed contacts.
  31. Truhitte, Darrell D.; Letterman, Jr., James P., Methods of forming leadless semiconductor packages with plated leadframes and wettable flanks.
  32. Sirinorakul, Saravuth; Yenrudee, Suebphong, Methods of manufacturing semiconductor devices including terminals with internal routing interconnections.
  33. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  34. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  35. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  36. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  37. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  38. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  39. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Molded leadframe substrate semiconductor package.
  40. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Molded leadframe substrate semiconductor package.
  41. Takasou,Jun; Miyawaki,Katsumi, Molded semiconductor package.
  42. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Package with heat transfer.
  43. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Package with heat transfer.
  44. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  45. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  46. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  47. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  48. Sirinorakul, Saravuth, Post-mold for semiconductor package having exposed traces.
  49. Sirinorakul, Saravuth, Post-mold for semiconductor package having exposed traces.
  50. Sirinorakul, Saravuth; Yenrudee, Suebphong, Protruding terminals with internal routing interconnections semiconductor device.
  51. Islam, Shafidul; Lau, Daniel K.; San Antonio, Romarico S.; Subagio, Anang; McKerreghan, Michael H.; Litilit, Edmunda G O., Semiconductor device package and method for manufacturing same.
  52. Sirinorakul, Saravuth, Semiconductor package with full plating on contact side surfaces and methods thereof.
  53. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  54. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  55. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  56. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  57. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  58. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  59. Yenrudee, Suebphong; Kongpoung, Chanapat; Hongsongkiat, Sant; Ounkaew, Siriwanna; Injan, Chatchawan; Sirinorakul, Saravuth, Semiconductor package with plated metal shielding and a method thereof.
  60. Celaya, Phillip; Letterman, Jr., James P; Marquis, Robert L.; Truhitte, Darrell, Semiconductor packages and related methods.
  61. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Very extremely thin semiconductor package.
  62. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Very extremely thin semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로