Method and apparatus for aligning multiple data streams and matching transmission rates of multiple data channels
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04J-003/06
H04L-025/00
G06F-001/12
출원번호
US-0852819
(2001-05-09)
발명자
/ 주소
Hwang, Jin H.
Chang, James C.
Yang, Mark L.
출원인 / 주소
Crest Microsystems
대리인 / 주소
Blakely Sokoloff Taylor &
인용정보
피인용 횟수 :
18인용 특허 :
9
초록▼
The invention provides a novel scheme to align data streams across multiple transmission channels and match multiple transmissions with one receiving rate.The channel aligning aspect of this invention detects the occurrence of an aligning character in a plurality of input channel character streams,
The invention provides a novel scheme to align data streams across multiple transmission channels and match multiple transmissions with one receiving rate.The channel aligning aspect of this invention detects the occurrence of an aligning character in a plurality of input channel character streams, buffers the character stream until an aligning character has been detected on every input channel. The channel aligning system transmits filler characters over every output channel corresponding to an input channel where an aligning character has been received if an aligning character has not been detected on every input channel. The aligning system then synchronously transmits the buffered characters, starting with the aligning character and proceeding with the subsequently received characters.The rate matching aspect of this invention receives a plurality of character streams synchronized by a first clock and buffers the character streams. Buffered characters are then transmitted over one or more output channels synchronized by a second clock. The rate matching system inserts a filler character in each output channel if an underflow condition is detected and removes a filler character from each output channel if an overflow condition is detected.
대표청구항▼
1. An apparatus comprising:a data alignment device includinga plurality of input channels to receive a stream of input characters;a control code detector coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel;a plurality of buffers, each bu
1. An apparatus comprising:a data alignment device includinga plurality of input channels to receive a stream of input characters;a control code detector coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel;a plurality of buffers, each buffer coupled to one input channel to store the input characters received over that input channel;a plurality of output channels, each output channel coupled to one buffer and to a corresponding input channel to transmit a stream of characters from the corresponding buffer; anda control unit coupled to the control code detector and buffers, and configured to monitor the occurrence of an aligning character in each input channel, to hold the aligning character and subsequently received input characters for each input channel in the corresponding buffer until an aligning character has been detected on every input channel, then resume transmissions over all of the output channels starting with each aligning character on the corresponding buffers and then the subsequently received input characters in the order in which they were received,wherein the control unit to stop holding the aligning character and subsequently received input characters for each input channel in the corresponding buffer if an aligning character has not been detected on every input channel within a given period of time from the first detected aligning character.2. The apparatus of claim 1 whereinthe control unit is configured to generate filler characters and transmit them over those output channels where an aligning character has been detected on its corresponding input channel.3. The apparatus of claim 1 whereinthe control unit to stop generating and transmitting the filler characters once an aligning character has been detected on every input channel.4. The apparatus of claim 1 whereinthe plurality of buffers are configured as first-in, first-out stacks.5. The apparatus of claim 1 whereintransmissions over the plurality of output channels includes digital transmissions.6. The apparatus of claim 1 further comprising:an output clock to transmit one character over each output channel on each clock cycle.7. An apparatus comprising;a data alignment device includinga plurality of input channels to receive a stream of input characters;a control code detector coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel;a plurality of buffers, each buffer coupled to one input channel to store the input characters received over that input channel;a plurality of output channels, each output channel coupled to one buffer and to a corresponding input channel to transmit a stream of characters from the corresponding buffer; anda control unit coupled to the control code detector and buffers, and configured to monitor the occurrence of an aligning character in each input channel, to hold the aligning character and subsequently received input characters for each input channel in the corresponding buffer until an aligning character has been detected on every input channel, then resume transmissions over all of the output channels starting with each aligning character on the corresponding buffers and then the subsequently received input characters in the order in which they were received, wherein the control unit stops holding the aligning character and subsequently received input characters for each input channel in the corresponding buffer if an aligning character has not been detected on every input channel within a given number of characters from the first detected aligning character.8. The apparatus of claim 1 whereinthe aligning character is the character /A/.9. The apparatus of claim 1 whereinthe filler character is the character /R/.10. An apparatus comprising:a data alignment device includinga first plurality of input channels to receive a stream of input characters,a control code detector coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel,a plurality of buffers, each buffer coupled to one input channel to store the input characters received over that input channel,a first plurality of output channels, each output channel coupled to one buffer and to a corresponding input channel to transmit a stream of characters from the corresponding buffer, anda first control unit coupled to the control code detector and buffers, and configured to monitor the occurrence of an aligning character in each input channel, to hold the aligning character and subsequently received input characters for each input channel in the corresponding buffer until an aligning character has been detected on every input channel, then resume transmissions over all of the output channels starting with each aligning character on the corresponding buffers and then the subsequently received input characters in the order in which they were received; anda rate matching device includinga second plurality of input channels coupled to the plurality of output channels of the data alignment device to receive the output stream of characters from the data alignment device,a buffer coupled to the plurality of input channels to store the characters received over the input channels of the rate matching device,a second plurality of output channels coupled to the buffer and each output channel corresponding to one input channel of the rate matching device to transmit a stream of characters from the buffer, anda second control unit coupled to the buffer and configured to control the transmission of characters from the buffer, insert a filler character if an underflow condition is detected, and remove a filler character if an overflow condition is detected.11. The apparatus of claim 10 further comprising:a data counter to monitor the number of data stored in the buffer of the rate matching device at any one time.12. The apparatus of claim 10 whereinthe buffer of the rate matching device is configured as a first-in, first-out buffer stack with six storage elements.13. The apparatus of claim 10 further comprising:a control code detector for the rate matching device coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel for the rate matching device before initiating the transmission of characters from the buffer.14. The apparatus of claim 10 whereinthe second control unit of the rate matching device only removes or inserts the filler character during the interval between two data packets.15. The apparatus of claim 10 whereinthe buffer of the rate matching device comprises one buffer for each input channel to the rate matching device.16. The apparatus of claim 10 whereinthe second control unit of the rate matching device does not begin to transmit characters from the rate matching buffer until a plurality of characters have been stored in the rate matching buffer.17. The apparatus of claim 10 whereinthe transmission of characters from the buffer of the rate matching device is synchronous over all output channels for the rate matching device.18. The apparatus of claim 10 whereinthe apparatus comprises an integrated circuit device.19. A method comprising:aligning one or more transmission channels including,detecting the occurrence of an aligning character in a plurality of input channels;stalling the retransmission of the aligning character and the subsequently received characters for each transmission channel where an aligning character has been received until an aligning character has been detected on every input channel;buffering the aligning character and subsequently received characters for each input channel in a buffer until an aligning character has been detected on every input channel; andtransmitting the stalled characters, starting with the aligning characters and continuing with the subsequently received characters once an aligning character has been received on every input channel.20. The method of claim 19 further comprising:resetting the buffer if an aligning character is not detected in every input channel within a maximum number of characters from the first received aligning character in any input channel.21. The method of claim 19 whereinthe aligning character is the character /A/.22. The method of claim 19 further comprising:transmitting one or more filler characters over an output channel corresponding to an input channel on which an aligning character has been detected until an aligning character has been detected in every input channel.23. The method of claim 22 whereinthe filler character is the character /R/.24. A method comprising:matching the transmission rates of a first clock to the transmission rates of a second clock including,receiving one or more characters over a plurality of input channels synchronized by the first clock,buffering the one or more characters received;transmitting the one or more buffered characters over one or more output channels synchronized by the second clock,inserting a filler character in each output channel if an underflow condition is detected, andremoving a filler character in each output channel if an overflow condition is detected; andaligning one or more transmission channels including,detecting the occurrence of an aligning character in the plurality of input channels;stalling the retransmission of the aligning character and the subsequently received characters for each transmission channel where an aligning character has been received until an aligning character has been detected on every input channel; andtransmitting the stalled characters, starting with the aligning characters and continuing with the subsequently received characters once an aligning character has been received on every input channel.25. The method of claim 24 whereinthe matching of the transmission rates further includes,awaiting the synchronous detection of an aligning character in each input channel before initiating the transmission of the one or more buffered characters.26. The method of claim 24 whereinin matching the transmission rates, the removing and the inserting of the filler character only occurs during the interval between two data packets.27. The method of claim 24 whereinthe transmission of the one or more buffered characters does not begin until a plurality of characters have been buffered.28. The method of claim 24 whereinthe transmission of the one or more buffered characters is synchronous over all of the one or more output channels.29. The apparatus of claim 7 whereinthe control unit is configured to generate filler characters and transmit them over those output channels where an aligning character has been detected on its corresponding input channel.30. The apparatus of claim 7 whereinthe control unit to stop generating and transmitting the filler characters once an aligning character has been detected on every input channel.31. The apparatus of claim 7 whereinthe plurality of buffers are configured as first-in, first-out stacks.32. The apparatus of claim 7 whereintransmissions over the plurality of output channels includes digital transmissions.33. The apparatus of claim 7 further comprising:an output clock to transmit one character over each output channel on each clock cycle.34. The apparatus of claim 7 whereinthe aligning character is the character /A/.35. The apparatus of claim 7 whereinthe filler character is the character /R/.36. The apparatus of claim 7 whereinthe apparatus comprises an integrated circuit device.37. The method of claim 19 whereinfirst received characters are transmitted first.38. The method of claim 19 whereintransmitting the stalled characters comprisestransmitting synchronously over all output channels.39. The method of claim 24 further comprising:resetting the buffer if an aligning character is not detected in every input channel within a maximum number of characters from the first received aligning character in any input channel.40. The method of claim 24 whereinthe aligning character is the character /A/.41. The method of claim 24 further comprising:transmitting one or more filler characters over an output channel corresponding to an input channel on which an aligning character has been detected until an aligning character has been detected in every input channel.42. The method of claim 41 whereinthe filler character is the character /R/.43. The method of claim 24 whereinfirst received characters are transmitted first.44. The method of claim 24 whereintransmitting the stalled characters comprisestransmitting synchronously over all output channels.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (9)
Jin Robert X. ; West Eric T. ; Dreyer Stephen F., Apparatus and method for providing multiple channel clock-data alignment.
Koyanagi, Yoichi; Schober, Richard L.; Sastry, Raghu; Tamura, Hirotaka, System and method for automatic deskew across a high speed, parallel interconnection.
Pfahler, Jürgen; Jentsch, Peter, Time-alignment apparatus and method for time-aligning data frames of a plurality of channels in a telecommunication system.
Belhadj, Med; Jones, Jason Alexander; Donohue, Ryan Patrick; Mckeon, James Brian; Olsson, Fredrick Karl Olive; Ziesler, Sebastian H.; Gustlin, Mark Andrew; Trainin, Oded; Huang, Yiren; Kloth, Raymond; Zecharia, Rami, High speed packet interface and method.
Choi, Jongsoo; Xin, Yan; Hwang, Seung-Hoon; Choi, Byoung-Jo, Method and apparatus for circular buffer-based rate matching and burst multiplexing for packet data transmission in a communication system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.