$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for managing transaction requests in a multi-node architecture

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/46
출원번호 US-0891522 (2001-06-27)
발명자 / 주소
  • Khare, Manoj
  • Kumar, Akhilesh
  • Schoinas, Ioannis
  • Looi, Lily Pao
출원인 / 주소
  • Intel Corporation
인용정보 피인용 횟수 : 39  인용 특허 : 140

초록

Embodiments of the present invention relate to methods and apparatus for managing transaction requests in a multi-node architecture. In one embodiment, a previously received ordered group request may be forwarded to a destination agent. Whether a next received ordered group request belongs to a same

대표청구항

1. A method of managing transaction requests in a multi-node architecture, the method comprising:forwarding a previously received ordered group request to a destination agent;determining whether a next received ordered group request belongs to a same ordered group as the previously received ordered

이 특허에 인용된 특허 (140)

  1. Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Kuchinski David Christopher ; Knowles Billy Jack ; Nier Richard Edward ; Retter Eric Eugene ; Richardson Robert Reist ; Rolfe, APAP I/O programmable router.
  2. Bauman Mitchell Anthony ; Englin Donald Carl ; Mackenthun Donald William, Address conflict detection system employing address indirection for use in a high-speed multi-processor system.
  3. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christoper ; Knowles Billy Jack ; Lesmeist, Advanced parallel array processor (APAP).
  4. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  5. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  6. Dapp Michael Charles ; Dieffenderfer James Warren ; Miles Richard Ernest ; Nier Richard Edward ; Smoral Vincent John ; Stupp James Robert, Advanced parallel array processor computer package.
  7. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Kogge Peter M. (Endicott NY) Kuchinski Dav, Advanced parallel array processor(APAP).
  8. Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
  9. Fu Daniel D., Apparatus and method for a cache coherent shared memory multiprocessing system.
  10. Nowatzyk Andreas G. ; Parkin Michael W., Apparatus and method for controlling point-to-point interconnect communications between nodes.
  11. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Array processor with asynchronous availability of a next SIMD instruction.
  12. Olnowich Howard Thomas ; Dotson Michael Wayland ; Feeney James William ; Lusch Robert Francis ; Maniguet Michael Anthony, Automatic hardware message header generator.
  13. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Autonomous SIMD/MIMD processor memory elements.
  14. Kyker Alan B. ; Boggs Darrell D., Branch recovery mechanism to reduce processor front end stall time by providing path information for both correct and incorrect instructions mixed in the instruction pool.
  15. Baxter William F. ; Gelinas Robert G. ; Guyer James M. ; Huck Dan R. ; Hunt Michael F. ; Keating David L. ; Kimmell Jeff S. ; Roux Phil J. ; Truebenbach Liz M. ; Valentine Rob P. ; Weiler Pat J. ; Co, Bus arbitration system for multiprocessor architecture.
  16. Weber Wolf-Dietrich, Cache coherence unit with integrated message passing and memory protection for a distributed, shared memory multiprocessor system.
  17. Arimilli Ravi Kumar ; Dodson John Steven ; Lewis Jerry Don, Cache coherency protocol with independent implementation of optimized cache operations.
  18. Bauman Mitchell (Circle Pines MN) Haupt Michael (Roseville MN), Cache coherency scheme for XBAR storage structure with delayed invalidates until associated write request is executed.
  19. Koford James S. (San Jose CA) Scepanovic Ranko (Cupertino CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Rostoker Michael D. (Boulder Creek CA), Cell placement alteration apparatus for integrated circuit chip physical design automation system.
  20. Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Boyle Douglas B. ; Rostoker Michael D., Cell placement alteration apparatus for integrated circuit chip physical design automation system.
  21. Scepanovic Ranko ; Koford James S ; Jones Edwin R. ; Boyle Douglas B. ; Rostoker Michael D., Cell placement representation and transposition for integrated circuit physical design automation system.
  22. Willis John Christopher ; Newshutz Robert Neill, Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models.
  23. Rostoker Michael D. (Boulder Creek CA) Koford James S. (San Jose CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Scepanovic Ranko (Cupertino CA), Computer implemented method for producing optimized cell placement for integrated circiut chip.
  24. Bauman Mitchell A. ; Nilson Arthur J. ; Morrissey Douglas E., Computer system including plural caches and utilizing access history or patterns to determine data ownership for efficient handling of software locks.
  25. Scepanovic Ranko ; Koford James S. ; Jones Edwin E. ; Boyle Douglas B. ; Rostoker Michael D., Congestion based cost factor computing apparatus for integrated circuit physical design automation system.
  26. Larson Brian Ralph, Dance/multitude concurrent computation.
  27. Kingsbury Brent A. ; Casper Corene ; Krueger Phillip E., Data replication across nodes of a multiprocessor computer system.
  28. Tran Nguyen T. ; Kuslak John S. ; Fontaine Lawrence R. ; Engelbrecht Kenneth L., Delayed state writes for an instruction processor.
  29. Gopinath Bhaskarpillai (Watchung NJ) Kurshan David (Sea Bright NJ) Miljanic Zoran (Highland Park NJ), Directly programmable distribution element.
  30. Gopinath Bhaskarpillai ; Kurshan David ; Miljanic Zoran, Directly programmable distribution element.
  31. Laudon James P. (Menlo Park CA), Directory-based coherence protocol allowing efficient dropping of clean-exclusive data.
  32. Gilbert Bruce Michael ; Joersz Robert T. ; Lovett Thomas D. ; Safranek Robert J., Distributed shared memory system having a first node that prevents other nodes from accessing requested data until a processor on the first node controls the requested data.
  33. Singhal Ashok, Efficient technique for implementing broadcasts on a system of hierarchical buses.
  34. Hagersten Erik E., Extended symmetrical multiprocessor address mapping.
  35. Hagersten Erik E. ; Hill Mark D., Extended symmetrical multiprocessor architecture.
  36. Jones Edwin R. ; Koford James S. ; Boyle Douglas B. ; Scepanovic Ranko ; Rostoker Michael D., Fail-safe distributive processing method for producing a highest fitness cell placement for an integrated circuit chip.
  37. Ebrahim Zahir (Mountain View CA) Normoyle Kevin (San Jose CA) Nishtala Satyanarayana (Cupertino CA) Van Loo William C. (Palo Alto CA), Fast, dual ported cache controller for data processors in a packet switched cache coherent multiprocessor system.
  38. Gupta Anoop (Menlo Park CA) Joe Truman (Mountain View CA), Flat cache-only multi-processor architectures.
  39. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Lesmeister Donald Michael ; Miles Richard Ernest ; Nier Richard Edward ; Richards, Fully distributed processing memory element.
  40. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Fully scalable parallel processing system having asynchronous SIMD processing.
  41. Slaughter Gregory L. ; Traversat Bernard A. ; Herndon Robert ; Zheng Xiaoyan, Highly available cluster virtual disk system.
  42. Singhal Ashok ; Liencres Bjorn ; Price Jeff ; Cerauskis Frederick M. ; Broniarczyk David ; Cheung Gerald ; Hagersten Erik ; Agarwal Nalini, Implementing snooping on a split-transaction computer system bus.
  43. Rostoker Michael D. (Boulder Creek CA) Koford James S. (San Jose CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Scepanovic Ranko (Cupertino CA), Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processin.
  44. Carpenter Gary Dale ; deBacker Philippe Louis ; Dean Mark Edward ; Glasco David Brian ; Rockhold Ronald Lynn, Interrupt architecture for a non-uniform memory access (NUMA) data processing system.
  45. Casavant Thomas L. (Iowa City IA) Fineberg Samuel A. (Sunnyvale CA) Bright Devin L. (Palatine IL) Sundaram Subbiah (Los Angeles CA) Roderick Michelle L. (Fort Collins CO), Locality manager having memory and independent code, bus interface logic, and synchronization components for a processin.
  46. Kessler Richard E. ; Oberlin Steven M. ; Scott Steven L., Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network an.
  47. Deri Robert J. ; Brooks ; III Eugene D. ; Haigh Ronald E. ; DeGroot Anthony J., Massively parallel processor networks with optical express channels.
  48. Slaughter Gregory L. ; Zheng Xiaoyan, Mechanism for maintaining constant permissions for multiple instances of a device within a cluster.
  49. Slaughter Gregory L. ; Traversat Bernard A. ; Block Robert J. ; Zheng Xiaoyan, Mechanism for reliable update of virtual disk device mappings without corrupting data.
  50. Weber Wolf-Dietrich ; Kohli Jaspal, Memory protection mechanism for a distributed shared memory multiprocessor with integrated message passing support.
  51. Van Loo William C. (Palo Alto CA) Ebrahim Zahir (Mountain View CA) Nishtala Satyanarayana (Cupertino CA) Normoyle Kevin (San Jose CA) Kohn Leslie (Fremont CA) Coffin ; III Louis F. (San Jose CA) Nara, Memory transaction execution system and method for multiprocessor system having independent parallel transaction queues.
  52. Yamada Shigeki (Tokorozawa JPX) Maruyama Katsumi (Kokubunji JPX) Kubota Minoru (Tokyo JPX) Tanaka Satoshi (Fuchu JPX), Message passing system for distributed shared memory multiprocessor system and message passing method using the same.
  53. Sproull Robert F., Method and apparatus for enforcing ordered execution of reads and writes across a memory interface.
  54. Safranek Robert J. ; Lovett Thomas D. ; Joersz Robert T. ; Gilbert Bruce M., Method and apparatus for maintaining an order of write operations by processors in a multiprocessor computer to maintain.
  55. Purdham David M. (Brooklyn Park MN), Method and apparatus for removing soft errors from a memory.
  56. Cardoza Wayne M. (Amherst NH), Method and apparatus for synchronizing data queues in asymmetric reflective memories.
  57. Arora Judge K. ; Bryg William R. ; Burger Stephen G. ; Hammond Gary N. ; Ziegler Michael L., Method and apparatus for transferring data in a computer system.
  58. James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
  59. James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
  60. Safranek Robert J. ; Driscoll Michael A., Method for invalidating cache lines on a sharing list.
  61. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Method for producing integrated circuit chip having optimized cell placement.
  62. Malek Robert Marion ; Gilbertson Roger L. ; Bauman Mitchell Anthony, Method of and apparatus for bandwidth control of transfers via a bi-directional interface.
  63. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Method of cell placement for an integrated circuit chip comprising chaotic placement and moving windows.
  64. Ekanadham Kattamuri ; Lim Beng-Hong ; Pattnaik Pratap Chandra ; Snir Marc, Method of maintaining data coherency in a computer system having a plurality of interconnected nodes.
  65. Luedtke Harald,DEX, Multi-processor central processing unit.
  66. Vartti Kelvin S. (Hugo MN) Bauman Mitchell A. (Circle Pines MN), Multi-processor data processing system with control for granting multiple storage locks in parallel and parallel lock pr.
  67. Bauman Mitchell A. ; Englin Donald C. ; Balding Mark L., Multi-processor data processing system with multiple second level caches mapable to all of addressable memory.
  68. Bauman Mitchell Anthony (Circle Pines MN), Multi-processor data processing system with multiple, separate instruction and operand second level caches.
  69. Zulian Ferruccio (Cornaredo ITX) Ramolini Angelo (Cislago ITX) Bagnoli Carlo (Milan ITX) Lazzari Angelo (Vigevano ITX), Multi-processor system with shared memory.
  70. Lovett Thomas D., Multinode computer system with cache for combined tags.
  71. Hitz David (Sunnyvale CA) Schwartz Allan (Saratoga CA) Lau James (Cupertino CA) Harris Guy (Mountain View CA), Multiple facility operating system architecture.
  72. Hitz David ; Schwartz Allan ; Lau James ; Harris Guy, Multiple software-facility component operating system for co-operative processor control within a multiprocessor computer system.
  73. Hagersten Erik E. ; Loewenstein Paul N., Multiprocessing computer system employing local and global address spaces and COMA and NUMA access modes.
  74. Hagersten Erik E. ; Hill Mark D., Multiprocessing system configured to detect and efficiently provide for migratory data access patterns.
  75. Hagersten Erik E., Multiprocessing system configured to perform efficient block copy operations.
  76. Hagersten Erik E., Multiprocessing system configured to perform efficient write operations.
  77. Hagersten Erik E. ; Loewenstein Paul N. ; Wong-Chan Monica C., Multiprocessing system configured to perform prefetch coherency activity with separate reissue queue for each processing.
  78. Hagersten Erik E. ; Zak ; Jr. Robert C. ; Yang Shaw-Wen ; Guzovskiy Aleksandr ; Nesheim William A. ; Wong-Chan Monica C. ; Nguyen Hien, Multiprocessing system configured to perform synchronization operations.
  79. Hagersten Erik E., Multiprocessing system configured to store coherency state within multiple subnodes of a processing node.
  80. Hagersten Erik E. ; Loewenstein Paul N., Multiprocessing system employing a coherency protocol including a reply count.
  81. Hagersten Erik E. ; Loewenstein Paul N., Multiprocessing system employing a three-hop communication protocol.
  82. Hagersten Erik E. ; Catenzaro John R. ; Nesheim William A. ; Wong-Chan Monica C. ; Zak ; Jr. Robert C. ; Loewenstein Paul N., Multiprocessing system having coherency-related error logging capabilities.
  83. Hagersten Erik E., Multiprocessing system including an apparatus for optimizing spin--lock operations.
  84. Hagersten Erik E. ; Loewenstein Paul N., Multiprocessing system including an enhanced blocking mechanism for read-to-share-transactions in a NUMA mode.
  85. Hagersten Erik E., Multiprocessing system using an access to a second memory space to initiate software controlled data prefetch into a fi.
  86. Drogichen Daniel P. ; McCrocklin Andrew J. ; Aneshansley Nicholas E., Multiprocessor computer having configurable hardware system domains.
  87. Muegge Shad William ; Henderson Paul ; Stolp Mark, Multiprocessor system assigning system function to each processor in accordance with delay function and maintaining the.
  88. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
  89. Azarya Arnon,ILX ; Azarya Yitzhak,ILX, Openbus system for control automation networks.
  90. Boyle Douglas B. (Palo Alto CA) Koford James S. (San Jose CA) Scepanovic Ranko (Cupertino CA) Jones Edwin R. (Sunnyvale CA) Rostoker Michael D. (Boulder Creek CA), Optimization processing for integrated circuit physical design automation system using chaotic fitness improvement metho.
  91. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Optimization processing for integrated circuit physical design automation system using optimally switched cost function.
  92. Boyle Douglas B. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Rostoker Michael D., Optimization processing for integrated circuit physical design automation system using parallel moving windows.
  93. Nishtala Satyanarayana (Cupertino CA) Ebrahim Zahir (Mountain View CA) Van Loo William C. (Palo Alto CA) Normoyle Kevin (San Jose CA) Kohn Leslie (Fremont CA) Coffin ; III Louis F. (San Jose CA), Packet switched cache coherent multiprocessor system.
  94. Krishnamoorthy Ashok V. (11188 Caminito Rodar San Diego CA 92126) Kiamilev Fouad (c/o UNC Charlotte ; Dept. of EE ; Smith Hall Room 332 Charlotte NC 28223), Packet-switched self-routing multistage interconnection network having contention-free fanout, low-loss routing, and fan.
  95. Knowles Billy J. (Kingston NY) Collins Clive A. (Poughkeepsie NY) Desnoyers Christine M. (Pine Bush NY) Grice Donald G. (Kingston NY) Rolfe David B. (West Hurley NY), Parallel computer system providing multi-ported intelligent memory.
  96. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing.
  97. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing and data parallel coding.
  98. Key Kenneth Michael ; Wright Michael L. ; Kerr Darren ; Jennings William E. ; Nellenbach Scott, Parallel processor with debug capability.
  99. Nishtala Satyanarayana (Cupertino CA) Ebrahim Zahir (Mountain View CA) Van Loo William C. (Palo Alto CA) Loewenstein Paul (Palo Alto CA) Lee Sue K. (San Mateo CA) Coffin III Louis F. (San Jose CA), Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multi.
  100. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Partitioning of processing elements in a SIMD/MIMD array processor.
  101. Nowatzyk Andreas G. ; Parkin Michael W., Point-to-point interconnect communications utility.
  102. Funk Mark Robert ; McMains Larry Keith ; Morrison Donald Arthur ; Petrillo Robert Anthony ; Seemann Robert Carl ; Smet Arthur Douglas ; Torzewski Timothy Joseph, Process assignment by nodal affinity in a myultiprocessor system having non-uniform memory access storage architecture.
  103. Dasgupta Ranjan (Naperville IL), Reliable datagram service provider for fast messaging in a clustered environment.
  104. Haupt Michael L. ; Fuller Doug A. ; Boone Lewis A., Reset for independent partitions within a computer system.
  105. Alexander James R. ; Foster Rory ; Teisberg Robert R., Resource harvesting in scalable, fault tolerant, single system image clusters.
  106. Steely ; Jr. Simon C. (Hudson NH), Ring based distributed communication bus for a multiprocessor network.
  107. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD array processor with vector processing.
  108. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD inter-processor communication.
  109. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Retter E, SIMD/MIMD processing memory element (PME).
  110. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD processing synchronization.
  111. VanHuben Gary Alan ; Blake Michael A. ; Mak Pak-kin, SMP clusters with remote resource managers for distributing work to other clusters while reducing bus traffic to a minimum.
  112. Bauman Mitchell A., Scalable cross bar type storage controller.
  113. Wooten David R. (Spring TX) Miller Craig A. (Cedar Park TX) Leigh Kevin B. (Houston TX) Costley Robert B. (Spring TX) Simonich Christopher E. (Tomball TX), Scalable tree structured high speed input/output subsystem architecture.
  114. Bauman Mitchell A. ; Mackenthun Donald W. ; Lucas Gary J. ; Federici James L., Second level cache having instruction cache parity error control.
  115. Bauman Mitchell A. ; Englin Donald C., Selectable two-way, four-way double cache interleave scheme.
  116. Toyouchi Junichi,JPX ; Mori Kinji,JPX ; Kawano Katsumi,JPX ; Honda Yoshinori,JPX ; Hirasawa Shigeki,JPX, Service providing system for providing services suitable to an end user request based on characteristics of a request, attributes of a service and operating conditions of a processor.
  117. Jones Edwin R. ; Koford James S. ; Boyle Douglas B. ; Scepanovic Ranko ; Rostoker Michael D., Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system.
  118. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system.
  119. Boyle Douglas B. ; Koford James S. ; Jones Edwin R. ; Scepanovic Ranko ; Rostoker Michael D., Single chip integrated circuit distributed shared memory (DSM) and communications nodes.
  120. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
  121. Maahs David A. ; Malek Robert M. ; Bauman Mitchell A., Source synchronous transfer scheme for a high speed memory interface.
  122. Singhal Ashok ; Liencres Bjorn ; Price Jeff ; Cerauskis Frederick M. ; Broniarczyk David ; Cheung Gerald ; Hagersten Erik ; Agarwal Nalini, Split transaction snooping bus protocol.
  123. Baxter William F. ; Gelinas Robert G. ; Guyer James M. ; Huck Dan R. ; Hunt Michael F. ; Keating David L. ; Kimmell Jeff S. ; Roux Phil J. ; Truebenbach Liz M. ; Valentine Rob P. ; Weiler Pat J. ; Co, Symmetric multiprocessing computer with non-uniform memory access architecture.
  124. Key Kenneth Michael ; Wright Michael L. ; Kerr Darren ; Jennings William E., Synchronization and control system for an arrayed processing engine.
  125. Borrill Paul L. (Cupertino CA), System and method for a snooping and snarfing cache in a multiprocessor computer system.
  126. Schibinger Joseph S. ; Morrissey Douglas E., System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations.
  127. Bauman Mitchell A. ; Gilbertson Roger Lee ; Haupt Michael L., System and method for bypassing supervisory memory intervention for data transfers between devices having local memories.
  128. Bauman Mitchell A. ; Haupt Michael L., System and method for increasing data transfer throughput for cache purge transactions using multiple data response indicators to maintain processor consistency.
  129. Dove Kenneth Frank ; Perrigo Darin Jon ; Gage Robert Bruce, System and method for initializing a multinode multiprocessor computer system.
  130. Bauman Mitchell A. ; Schibinger Joseph S. ; Kalvestrand Donald R. ; Morrissey Douglas E., System and method for providing speculative arbitration for transferring data.
  131. Cecchi Delbert Raymond ; Dina Marius V. ; Preuss Curtis Walter ; Valk Kenneth Michael, Test and diagnostics for a self-timed parallel interface.
  132. Ebrahim Zahir (Mountain View CA) Nishtala Satyanarayana (Cupertino CA) Van Loo William C. (Palo Alto CA) Normoyle Kevin (San Jose CA) Loewenstein Paul (Palo Alto CA) Coffin ; III Louis F. (San Jose C, Transaction activation processor for controlling memory transaction execution in a packet switched cache coherent multip.
  133. Ebrahim Zahir ; Nishtala Satyanarayana ; Van Loo William C. ; Normoyle Kevin ; Loewenstein Paul ; Coffin ; III Louis F., Transaction activation processor for controlling memory transaction processing in a packet switched cache coherent multi.
  134. Finger David J. ; Guracar Ismayil M. ; Fash ; III D. Grant ; Shakouri Shahrokh, Ultrasonic system and method for storing data.
  135. Finger David J., Ultrasound system and method for interfacing with peripherals.
  136. Zulian Ferruccio,ITX, Unit for arbitration of access to a bus of a multiprocessor system with multiprocessor system for access to a plurality.
  137. Tetrick R. Scott (Portland OR), Use of deferred bus access for address translation in a shared memory clustered computer system.
  138. Kingsbury Brent A. ; Casper Corene ; Krueger Phillip E. ; McKenney Paul E., User specifiable allocation of memory for processes in a multiprocessor computer having a non-uniform memory architecture.
  139. Kingsbury Brent A., Virtual address window for accessing physical memory in a computer system.
  140. Van Loo William C. (Palo Alto CA) Ebrahim Zahir (Mountain View CA) Nishtala Satyanarayana (Cupertino CA) Normoyle Kevin (San Jose CA) Loewenstein Paul (Palo Alto CA) Coffin ; III Louis F. (San Jose C, Writeback cancellation processing system for use in a packet switched cache coherent multiprocessor system.

이 특허를 인용한 특허 (39)

  1. Jackson, David B., Automatic workload transfer to an on-demand center.
  2. Ishizawa,Hiroshi; Haneda,Terumasa; Ogawa,Yuichi, Communication system using PCI-Express and communication method for plurality of nodes connected through a PCI-Express.
  3. Mannava,Phanindra K.; Lee,Victor W.; Kumar,Akhilesh; Jayasimha,Doddaballapur N.; Schoinas,Ioannis T., Dynamic interconnect width reduction to improve interconnect availability.
  4. Jackson, David B., Elastic management of compute resources between a web server and an on-demand compute environment.
  5. Lundby, Stein A.; Razoumov, Leonid; Bao, Gang; Wei, Yongbin, Method and apparatus for determining a data rate in a high rate packet data wireless communications system.
  6. Lundby, Stein A.; Razoumov, Leonid; Bao, Gang, Method and apparatus for high rate packet data and low delay data transmissions.
  7. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  8. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  9. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  10. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  11. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  12. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  13. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  14. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  15. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  16. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  17. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  18. Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  19. Padovani, Roberto; Bender, Paul E; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
  20. Holtzman, Jack; Chen, Tao, Method and apparatus for predicting favored supplemental channel transmission slots using transmission power measurements of a fundamental channel.
  21. Gardner, William R.; Tiedemann, Jr., Edward G., Method and apparatus using a multi-carrier forward link in a wireless communication system.
  22. Watson, Jr., Charles Edward; Kota, Rajesh; Glasco, David Brian, Multiple protocol engine transaction processing.
  23. Jackson, David B., On-demand access to compute resources.
  24. Jackson, David B., On-demand compute environment.
  25. Jackson, David Brian, On-demand compute environment.
  26. Jackson, David Brian, On-demand compute environment.
  27. Ogawa, Yuichi; Ishizawa, Hiroshi; Haneda, Terumasa; Masuyama, Kazunori, PCI-express communications system.
  28. Ramakrishnan,Siva; Schoinas,Ioannis, Performing memory RAS operations over a point-to-point interconnect.
  29. Breit, Gregory Alan; Vermani, Sameer; Abraham, Santosh Paul; Sampath, Hemanth, Physical layer metrics to support adaptive station-dependent channel state information feedback rate in multi-user communication systems.
  30. Padovani, Roberto; Black, Peter John; Sindhushayana, Nagabhushana T., Pilot reference transmission for a wireless communication system.
  31. Jackson, David B., Reserving resources in an on-demand compute environment from a local compute environment.
  32. Jackson, David Brian, Simple integration of an on-demand compute environment.
  33. Jackson, David B., Simple integration of on-demand compute environment.
  34. Jackson, David Brian, Simple integration of on-demand compute environment.
  35. Wakumoto, Shaun Kazuo; Bare, Ballard Claude, Switching mesh with user-configurable paths.
  36. Ramakrishnan,Siva; Schoinas,Ioannis, Synchronizing memory copy operations with memory accesses.
  37. Jackson, David Brian, System and method of brokering cloud computing resources.
  38. Jackson, David Brian, System and method of providing system jobs within a compute environment.
  39. Jackson, David Brian, System and method of providing system jobs within a compute environment.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트