Method of providing error protection for a data bit flow
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03M-013/35
H03M-013/01
출원번호
US-0031564
(2000-04-20)
우선권정보
DE-0034505 (1999-07-22)
국제출원번호
PCT//DE00/01253
(2002-01-22)
§371/§102 date
20020122
(20020122)
국제공개번호
WO01//08340
(2001-02-01)
발명자
/ 주소
Xu, Wen
출원인 / 주소
Siemens Aktiengesellschaft
대리인 / 주소
Bell Boyd &
인용정보
피인용 횟수 :
9인용 특허 :
2
초록▼
A method and device for providing error protection for a data bit stream in a digital telecommunications transmissions transmission system in order to reduce the bit error rate, characterized in that wherein, before channel coding, a multiplicity number of previously known dummy bits are inserted in
A method and device for providing error protection for a data bit stream in a digital telecommunications transmissions transmission system in order to reduce the bit error rate, characterized in that wherein, before channel coding, a multiplicity number of previously known dummy bits are inserted in a non-terminating fashion at predetermined bit positions in a primary data bit stream near to on both sides of information-carrying bits, in particular on both sides thereof.
대표청구항▼
1. A method for providing error protection for a data bit stream in a digital telecommunications transmission system for reducing a bit error rate, the method comprising the steps of:establishing a plurality of known dummy bits; andinserting, before channel coding, the plurality of known dummy bits
1. A method for providing error protection for a data bit stream in a digital telecommunications transmission system for reducing a bit error rate, the method comprising the steps of:establishing a plurality of known dummy bits; andinserting, before channel coding, the plurality of known dummy bits in a non-terminating fashion at predetermined bit positions in a primary data bit stream on both sides of information-carrying bits;wherein the method is applied to a systematic code, the dummy bits not being transmitted in code bits.2. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 1, the method further comprising the step of forming a code with a relatively low rate from a code with a relatively high rate via the insertion of the known dummy bits.3. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 1, wherein the code bits are subsequently punctured.4. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 3, wherein the method is applied to a convolutional code.5. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 3, the method further comprising the step of carrying out a path selection, at a receiver end, within a framework of a Viterbi algorithm, based on the protected data bit stream, a resemblance between the process data bit stream and the protected data bit stream being checked in each case at locations of the dummy bits and the respective path being rejected in the case of non-correspondence.6. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 5, the method further comprising the step of decoding the protected data bit stream as source-controlled channel decoding via one of an Apri-Viterbi algorithm and a MAP algorithm.7. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 5, the method further comprising the steps of:adding an Apriori-L value of an information bit to a soft input value of the corresponding systematic code bit for a recursive, systematic convolutional code; andeffecting decoding via a conventional Viterbi algorithm.8. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 1, the method further comprising the step of subjecting the information-carrying bits of the primary data bit stream to classification of their significance into at least two classes, wherein the dummy bits are inserted near the information-carrying bits which carry information to a significant degree.9. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 1, wherein the method is applied in a mobile telephone system.10. A method for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 1, wherein the method is applied for transmission of voice signals.11. A device for providing error protection for a data bit stream in a digital telecommunications transmission system for reducing a bit error rate, the device comprising a coder for inserting previously known data bits at predetermined bit positions of a primary data bit stream to be coded, and a classification device for classifying a significance of the information bits of the primary data bit stream, an output of the classification device being connected to a controller for controlling the insertion of the known data bits.12. A device for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 11, wherein for decoding information bits via a Viterbi algorithm, the device further comprises:a sequencing control unit for controlling checking of a plurality of paths for the received data bit stream;a comparitor unit for checking the data bit streams which are processed via a plurality of paths, by reference to the positions and values of the dummy bits; anda decision unit, connected to an output of the comparitor unit, for rejecting or approving the path assigned to the respectively tested data bit stream as a result of the comparison.13. A device for providing error protection for a data bit stream in a digital telecommunications transmission system as claimed in claim 11, further comprising a source-controlled channel decoder for executing one of an Apri-Viterbi algorithm and a MAP algorithm.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (2)
Yoshida Hideo,JPX, Error correction coding and decoding method, and circuit using said method.
Chang, Tae Ryun; Park, Jong Hyeon; Park, Ju Won; Sim, Bok Tae; Lee, Chun Woo; Kim, Je Woo, Decoding scheme using A-priori information about transmitted messages.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.