A multi-chip electronic package comprised of a plurality of integrated circuit chips secured together in a stack formation. The chip stack is hermetically sealed in an enclosure. The enclosure comprises a pressurized, thermally conductive fluid, which is utilized for cooling the enclosed chip stack.
A multi-chip electronic package comprised of a plurality of integrated circuit chips secured together in a stack formation. The chip stack is hermetically sealed in an enclosure. The enclosure comprises a pressurized, thermally conductive fluid, which is utilized for cooling the enclosed chip stack. A process and structure is proposed that allows for densely-packed, multi-chip electronic packages to be manufactured with improved heat dissipation efficiency, thus improving the performance and reliability of the multi-chip electronic package.
대표청구항▼
1. An electronic packaging module, comprising:at least one semiconductor chip:an enclosure enclosing said chip, wherein the enclosure receives and encloses a thermally conductive fluid having a thermal conductivity greater than that of air at one atmosphere, wherein said thermally conductive fluid c
1. An electronic packaging module, comprising:at least one semiconductor chip:an enclosure enclosing said chip, wherein the enclosure receives and encloses a thermally conductive fluid having a thermal conductivity greater than that of air at one atmosphere, wherein said thermally conductive fluid contacts the at least one semiconductor chip and transfers heat therefrom; andwherein said thermally conductive fluid comprises a gas, wherein said thermally conductive fluid comprises a mixture of hydrogen and helium.2. An electronic packaging module, comprising:at least one semiconductor chip:an enclosure enclosing said chip, wherein the enclosure receives and encloses a thermally conductive fluid having a thermal conductivity greater than that of air at one atmosphere, wherein said thermally conductive fluid contacts the at least one semiconductor chip and transfers heat therefrom; andwherein said thermally conductive fluid comprises a gas, wherein said thermally conductive fluid has a pressure higher than the air pressure external to the enclosure.3. The module of claim 2, wherein said thermally conductive fluid is at a pressure between about 5 MPa and 50 MPa.4. The module of claim 2, wherein said enclosure is hermetically sealed so as to substantially retain the thermally conductive fluid inside the enclosure.5. The module of claim 4, further comprising a bonding substrate having an upper surface, said at least one semiconductor chip is bonded to the upper surface of the bonding substrate and said enclosure is hermetically sealed to the upper surface of the bonding substrate.6. The module of claim 2, wherein the at least one semiconductor chip comprises chips of a multi-chip structure.7. The module of claim 6, wherein said multi-chip structure is a multi-chip cube structure.8. The module of claim 2, wherein said enclosure is made of a thermally conductive material.9. The module of claim 2, wherein said at least one semiconductor chip comprises a substrate and a support frame extending from an upper surface of the substrate and along an outer perimeter of the substrate so as to define a spatial region containing interconnection wiring, said support frame comprises a plurality of openings that permit the thermally conductive fluid to flow therethrough and contact the interconnection wiring in the spatial region.10. The module of claim 9, wherein the interconnection wiring comprises air bridge conductors.11. A method of forming anelectronic packaging module, comprising:placing at least one semiconductor chip inside an enclosure; andintroducing a thermally conductive fluid into said enclosure, said thermally conductive fluid has a thermal conductivity greater than that of air at one atmosphere, wherein said thermally conductive fluid transfers heat generated by said chip away from the chip; andwherein said thermally conductive fluid is a gas comprising hydrogen and helium.12. A method of forming anelectronic packaging module, comprising:placing at least one semiconductor chip inside an enclosure; andintroducing a thermally conductive fluid into said enclosure, said thermally conductive fluid has a thermal conductivity greater than that of air at one atmosphere, wherein said thermally conductive fluid transfers heat generated by said chip away from the chip; andwherein introducing said thermally conductive fluid into said enclosure comprises pressurizing the enclosure with said thermally conductive fluid.13. The method of claim 12, wherein placing at least one semiconductor chip inside said enclosure comprises placing a multi-chip structure into said enclosure.
Grant Larry A. (Saratoga CA) Marder James M. (Shaker Heights OH) Wright Wayne L. (San Jose CA), Aluminum-beryllium alloys having high stiffness and low thermal expansion for memory devices.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Fluegel Theodore D. (Rockford IL) Dishner Bryan W. (Roscoe IL), Integrated electrical conducting, cooling and clamping assembly for power semiconductors.
Bertin Claude L. (So. Burlington VT) Farrar Paul A. (So. Burlington VT) Kelley ; Jr. Gordon A. (Essex Junction VT) Miller Christopher P. (Underhill VT), Method and apparatus for a stress relieved electronic module.
Belanger Robert J. (Costa Mesa CA) Bisignano Alan G. (Anaheim CA), Method for fabricating modules comprising uniformly stacked, aligned circuit-carrying layers.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
Bertin Claude Louis ; Hedberg Erik Leigh ; Leas James Marc ; Voldman Steven Howard, Methods for fabricating multichip semiconductor structures with consolidated circuitry and programmable ESD protection f.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Bertin Claude L. (South Burlington VT) Farrar ; Sr. Paul A. (South Burlington VT) Howell Wayne J. (South Burlington VT) Miller Christopher P. (Underhill VT) Perlman David J. (Wappingers Falls NY), Polyimide-insulated cube package of stacked semiconductor device chips.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Zaidel Simon A. (Manlius NY) Alcorn Terrence S. (Liverpool NY) Kopp William F. (Liverpool NY) Pifer George C. (North Syracuse NY), Process for making air bridges for integrated circuits.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
Ludwig David E. (Irvine CA) Saunders Christ H. (Laguna Niguel CA) Some Raphael R. (Williston VT) Stuart John J. (Newport Beach CA), Stack of IC chips in lieu of single IC chip.
Bertin Claude L. (South Burlington VT) Farrar ; Sr. Paul A. (South Burlington VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT) van der Hoeven Willem B. (Jericho VT) Whi, Three dimensional multichip package methods of fabrication.
Bertin Claude L. (South Burlington) Farrar ; Sr. Paul A. (South Burlington) Kalter Howard L. (Colchester) Kelley ; Jr. Gordon A. (Essex Junction) van der Hoeven Willem B. (Jericho) White Francis R. (, Three-dimensional multichip packages and methods of fabrication.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.