Methods for making copper and other metal interconnections in integrated circuits
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/52
H01L-021/4763
H01L-021/02
출원번호
US-0817447
(2001-03-26)
발명자
/ 주소
Ahn,Kie Y.
Forbes,Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lunberg, Woessner &
인용정보
피인용 횟수 :
32인용 특허 :
65
초록▼
A typical integrated-circuit fabrication requires interconnecting millions of microscopic transistors and resistors with aluminum wires. Yet, aluminum wires have greater electrical resistance and are less reliable than copper wires. Unfortunately, current techniques for making copper wires are time-
A typical integrated-circuit fabrication requires interconnecting millions of microscopic transistors and resistors with aluminum wires. Yet, aluminum wires have greater electrical resistance and are less reliable than copper wires. Unfortunately, current techniques for making copper wires are time-consuming and inefficient. Accordingly, the invention provides a method of making wires or interconnects from copper or other metals. One embodiment entails forming a first diffusion barrier inside a trench using ionized-magnetron sputtering for better conformal coating of the trench, and a second diffusion barrier outside the trench using jet-vapor deposition. The jet-vapor deposition has an acute angle of incidence which prevents deposition within the trench and thus eliminates conventional etching steps that would otherwise be required to leave the trench free of this material. After formation of the two diffusion barriers, the trench is filled with metal and annealed.
대표청구항▼
What is claimed is: 1. An integrated-circuit assembly comprising: an insulative layer having a trench or hole, the trench or hole having an edge; a first diffusion barrier having a portion inside the trench or hole; and a second diffusion barrier on the insulative layer and having an edge substan
What is claimed is: 1. An integrated-circuit assembly comprising: an insulative layer having a trench or hole, the trench or hole having an edge; a first diffusion barrier having a portion inside the trench or hole; and a second diffusion barrier on the insulative layer and having an edge substantially flush with a least a portion of the edge of the trench or hole, with the second diffusion barrier comprising a zinc oxide material and the first diffusion barrier comprising a material different than the zinc oxide material. 2. The integrated-circuit assembly of claim 1: wherein the assembly further comprises a metal within the trench or hole; and wherein the first diffusion barrier has a first wettability with the metal and the second diffusion barrier has a second wettability with the metal, the first wettability greater than the second wettability. 3. The integrated-circuit assembly of claim 1, further comprising a copper structure within the trench or hole. 4. The integrated-circuit assembly of claim 1, wherein the first diffusion barrier consists essentially of tungsten, titanium-tungsten, or titanium nitride. 5. The integrated-circuit assembly of claim 1, wherein the second diffusion barrier has no substantial portion within the trench or hole. 6. The integrated-circuit assembly of claim 1, wherein the trench or hole has an outer perimeter and wherein the second diffusion barrier includes a portion extending over the outer perimeter of the trench or hole. 7. The integrated-circuit assembly of claim 1, wherein the portion of the first diffusion barrier conforms to walls and a floor of the trench or hole. 8. The integrated-circuit assembly of claim 1, wherein the insulative layer consists essentially of a silicon oxide. 9. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surface, with the first major surface having a trench or hole, the trench or hole having an edge; a first diffusion barrier having an in-portion lining the trench or hole and having an out-portion outside the trench or hole and on the first major surface, with the out-portion having an edge adjacent the edge of the trench or hole; a second diffusion barrier on the out-portion of the first diffusion barrier and having an edge substantially flush with a least a portion of the edge of the first diffusion barrier, with the second diffusion barrier comprising a zinc oxide material wherein the fist and second barriers are of different materials; a copper conductor within the trench or hole and on the first diffusion barrier, with the second diffusion barrier having lesser wettability with copper than the first diffusion barrier. 10. The integrated-circuit assembly of claim 9, wherein the second diffusion barrier has no substantial portion within the trench or hole. 11. The integrated-circuit assembly of claim 9, wherein the insulative layer consists essentially of a silicon oxide. 12. The integrated-circuit assembly of claim 9, wherein the first diffusion barrier consists essentially of tungsten. 13. The integrated-circuit assembly of claim 9, wherein the first diffusion barrier consists essentially of titanium-tungsten. 14. The integrated-circuit assembly of claim 9, wherein the first diffusion barrier consists essentially of titanium nitride. 15. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surface, with the first major surface having a trench or hole, the trench or hole having an edge; a first diffusion barrier having an in-portion lining the trench or hole and having an out-portion outside the trench or hole and on the first major surface, with the out-portion having an edge adjacent the edge of the trench or hole, the first diffusion barrier consisting essentially of tungsten, titanium-tungsten, or titanium nitride; a second diffusion barrier consisting of zinc oxide on the out-portion of the first diffusion barrier and having an edge substantially flush with a least a portion of the edge of the first diffusion barrier; a copper conductor within the trench or hole and on the first diffusion barrier, with the second diffusion barrier having lesser wettability with copper than the first diffusion barrier. 16. The integrated-circuit assembly of claim 15, wherein the second diffusion barrier consists essentially of zinc oxide. 17. The integrated-circuit assembly of claim 15, wherein the second diffusion barrier has no substantial portion within the trench or hole. 18. The integrated-circuit assembly of claim 15, wherein the insulative layer consists essentially of a silicon oxide. 19. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surfaces and a trench or hole in the first major surface; a first diffusion-barrier layer having an in-portion within the trench or hole and an out-portion outside the trench or hole and on the first major surface; and a second diffusion-barrier layer consisting of zinc oxide on the out-portion of the first diffusion-barrier layer, the second diffusion-barrier layer having no substantial portion within the trench or hole wherein the fist and second barriers are of different materials. 20. The integrated-circuit assembly of claim 19, wherein the trench or hole has an outer perimeter at the first major surface and wherein the second diffusion-barrier layer includes a portion extending over the outer perimeter of the trench or hole. 21. The integrated-circuit assembly of claim 19, wherein the first diffusion-barrier layer has a first wettability with a metal and the second diffusion-barrier layer has a second wettability with the metal, the first wettability greater than the second wettability. 22. The integrated-circuit assembly of claim 19, wherein the first diffusion-barrier layer consists essentially of a material having a first wettability with a metal, and the second diffusion-barrier layer consists essentially of a material having a second wettability with the metal, with the first wettability greater than the second wettability. 23. The integrated-circuit assembly of claim 19, wherein the first diffusion-barrier layer consists essentially of a zinc oxide material and the second diffusion barrier consists essentially of tungsten, titanium-tungsten, or titanium nitride. 24. The integrated-circuit assembly of claim 19, wherein the first diffusion-barrier layer consists essentially of a zinc oxide material. 25. The integrated-circuit assembly of claim 19, wherein the second diffusion barrier consists essentially of tungsten, titanium-tungsten, or titanium nitride. 26. The integrated-circuit assembly of claim 19, further comprising a copper structure within the trench or hole. 27. The integrated-circuit assembly of claim 19, wherein the insulative layer consists essentially of a silicon oxide. 28. The integrated-circuit assembly of claim 19, wherein the in-portion of the first diffusion-barrier layer conforms to walls and a floor of the trench or hole. 29. An integrated-circuit assembly comprising: a silicon oxide insulative layer having opposing first and second major surfaces and a trench or hole in the first major surface; a first diffusion-barrier layer having an in-portion within the trench or hole and an out-portion outside the trench or hole and on the first major surface; a second diffusion-barrier layer consisting of zinc oxide on the out-portion of the first diffusion-barrier layer, the second diffusion-barrier layer having no substantial portion within the trench or hole; and a copper conductor at least partially within the trench or hole and on the first diffusion-barrier layer wherein the fist and second barriers are of different materials. 30. The integrated-circuit assembly of claim 29, wherein the in-portion of the first diffusion-barrier layer conforms to walls and a floor of the trench or hole. 31. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surfaces and a trench or hole in the first major surface; a first diffusion-barrier layer having an in-portion within the trench or hole and an out-portion outside the trench or hole and on the first major surface, the in-portion of the first diffusion-barrier layer conforming to walls and a floor of the trench or hole; a second diffusion-barrier layer consisting of zinc oxide on the out-portion of the first diffusion-barrier layer, the second diffusion-barrier layer having no substantial portion within the trench or hole; and a copper conductor at least partially within the trench or hole and on the first diffusion-barrier layer wherein the fist and second barriers are of different materials. 32. The integrated-circuit assembly of claim 31, wherein the insulative layer consists essentially of silicon oxide. 33. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surfaces and a trench or hole in the first major surface, with the trench or hole having an outer perimeter; a first diffusion-barrier layer having an in-portion within the trench or hole and an out-portion outside the trench or hole and on the first major surface, the in-portion of the first diffusion-barrier layer conforming to walls and a floor of the trench or hole; a second diffusion-barrier layer consisting of zinc oxide on the out-portion of the first diffusion-barrier layer, the second diffusion-barrier layer having no substantial portion within the trench or hole and having a portion extending over the outer perimeter of the trench or hole; and a copper conductor at least partially within the trench or hole and on the first diffusion-barrier layer wherein the fist and second barriers are of different materials. 34. The integrated-circuit assembly of claim 33, wherein the insulative layer consists essentially of silicon oxide. 35. An integrated-circuit assembly comprising: an insulative layer having opposing first and second major surfaces and a trench or hole in the first major surface, with the trench or hole having an outer perimeter; a first diffusion-barrier layer having an in-portion within the trench or hole and an out-portion outside the trench or hole and on the first major surface and consisting essentially of a material having a first wettability with a metal, with the in-portion of the first diffusion-barrier layer conforming to walls and a floor of the trench or hole; a second diffusion-barrier layer contacting the out-portion of the first diffusion-barrier layer, consisting essentially of a material having a second wettability with the metal, having no substantial portion within the trench or hole, and having a portion extending over the outer perimeter of the trench or hole, with the second wettability less than the first wettability; and a conductor consisting essentially of copper, and being at least partially within the trench or hole and on the first diffusion-barrier layer wherein the fist diffusion barrier layer consist essentially of a zinc oxide material and the second diffusion barrier consist essentially of tungsten, titanium-tungsten, or titanium nitride. 36. The integrated-circuit assembly of claim 35, wherein the insulative layer consists essentially of silicon oxide. 37. The integrated-circuit assembly of claim 35, wherein the first diffusion-barrier layer consists essentially of a zinc oxide material.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (65)
Bruni Marie-Dominique,FRX, Anode for a flat display screen.
Farkas Janos ; Bajaj Rajeev ; Freeman Melissa ; Watts David K. ; Das Sanjit, Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Keyser Thomas (Palm Bay FL) Cairns Bruce R. (Los Altos Hills CA) Anand Kranti V. (Sunnyvale CA) Petro William G. (Cupertino CA) Barry Michael L. (Palo Alto CA), Low temperature plasma nitridation process and applications of nitride films formed thereby.
Schmitt Jerome J. (265 College St. (12N) New Haven CT 06510), Method and apparatus for the deposition of solid films of a material from a jet stream entraining the gaseous phase of s.
Svendsen Leo Gulvad (Redwood City CA) Walker Clifford James (Fremont CA) Lykins ; II James Leborn (San Jose CA), Method for electroplating a substrate containing an electroplateable pattern.
Cooper Kent J. (Austin TX) Lin Jung-Hui (Austin TX) Roth Scott S. (Austin TX) Roman Bernard J. (Austin TX) Mazure Carlos A. (Austin TX) Nguyen Bich-Yen (Austin TX) Ray Wayne J. (Austin TX), Method for forming contact to a semiconductor device.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Fitzsimmons John A. (Poughkeepsie NY) Havas Janos (Hopewell Junction NY) Lawson Margaret J. (Newburgh NY) Leonard Edward J. (Fishkill NY) Rhoads Bryan N. (Pine Bush NY), Method for forming patterned films on a substrate.
Chakravorty Kishore K. (Issaquah WA) Tanielian Minas H. (Bellevue WA), Method for producing a planar surface on which a conductive layer can be applied.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Cheung Robin W. (Cupertino CA) Chang Mark S. (Los Altos CA), Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and h.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Baum Thomas H. (San Jose CA) Houle Frances A. (Fremont CA) Jones Carol R. (San Jose CA) Kovac Caroline A. (Ridgefield CT), Selective deposition of copper.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Semiconductor device having a low permittivity dielectric.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.