[특허]Non-quasistatic phase lock loop frequency divider circuit

OrganicID, Inc.

검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
검색연산자

검색도움말
검색연산자	기능	검색시 예
()	우선순위가 가장 높은 연산자	예1) (나노 (기계 \| machine))
공백	두 개의 검색어(식)을 모두 포함하고 있는 문서 검색	예1) (나노 기계) 예2) 나노 장영실
\|	두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색	예1) (줄기세포 \| 면역) 예2) 줄기세포 \| 장영실
!	NOT 이후에 있는 검색어가 포함된 문서는 제외	예1) (황금 !백금) 예2) !image
*	검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색	예) semi*
""	따옴표 내의 구문과 완전히 일치하는 문서만 검색	예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기

내보내기 페이스북 공유 트위터 공유 카카오톡 공유

Non-quasistatic phase lock loop frequency divider circuit

특허상세정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03L-007/06
미국특허분류(USC)	327/156; 327/163
출원번호	US-0030345 (2005-01-06)
발명자 / 주소	Dimmler,Klaus Rotzoll,Robert R.
출원인 / 주소	OrganicID, Inc.
대리인 / 주소	Hogan &
인용정보	피인용 횟수 : 3 인용 특허 : 7

초록
▼

A non-quasistatic MOS frequency divider circuit uses a phase lock loop configuration including an antenna coil to induce a differential input signal, an antenna resonating capacitor, a rectifier, a voltage controlled ring oscillator, a phase detector and a loop filter. All transistors used are organic MOS devices of PMOS, NMOS or both PMOS and NMOS varieties. The voltage-controlled oscillator includes a multiple delay stage ring oscillator. The phase detector includes transistors connected as sampling switches to sample the individual oscillator stage voltages into the loop filter. The sampling transistors have gates connected to the coil. The loop filter provides a substantially direct current to a loop amplifier and then to the voltage controlled oscillator delay control input. This configuration results in the voltage controlled oscillator frequency being synchronous to--and at a sub-multiple of the antenna signal frequency. The sampling transistor gates are all connected to the coil and thereby become part of the capacitance of the radio frequency parallel resonant network. The transistor gates are then efficiently switched at the rate of the radio frequency signal with no delay relative to the coil voltage. Operation of the phase detector organic transistors is based on non-quasistatic behavior of the transistor. Non-quasistatic operation results in phase detection at a frequency much higher than the quasistatic limit of transistor unity gain bandwidth.

대표
청구항
▼

We claim: 1. A phase lock loop circuit comprising a plurality of organic MOS transistors operating in a non-quasistatic mode of operation for providing an output signal frequency that is a sub-multiple of an input signal frequency. 2. The phase lock loop circuit of claim 1 further comprising an antenna coil for providing a differential input signal. 3. The phase lock loop circuit of claim 1 further comprising a capacitor to provide sufficient additional capacitance beyond the gate capacitance of the organic MOS transistors to resonate the parallel tuned network to a predetermined frequency. 4. The phase lock loop circuit of claim 1 further comprising an organic MOS phase detector circuit. 5. A phase lock loop frequency divider comprising: an organic transistor phase detector having first and second input terminals for receiving a differential input signal; a voltage-controlled oscillator coupled to the phase detector having an output terminal for providing a synchronous output signal that is a frequency sub-multiple of the input signal; a filter coupled to the phase detector; and an amplifier coupled to the filter for providing voltage control to the voltage-controlled oscillator. 6. The phase lock loop frequency divider of claim 5 further comprising a capacitor coupled between the first and second input terminals. 7. The phase lock loop frequency divider of claim 5 further comprising an antenna coupled between the first and second input terminals. 8. The phase lock loop frequency divider of claim 5 wherein the voltage-controlled oscillator comprises a plurality of delay stages. 9. The phase lock loop frequency divider of claim 8, wherein the delay stage comprises two coupled PMOS organic transistors. 10. The phase lock loop frequency divider of claim 8, wherein the delay stage comprises a first set of two coupled PMOS organic transistors coupled to a second set of two coupled PMOS organic transistors. 11. The phase lock loop frequency divider of claim 8, wherein the delay stage comprises an organic transistor differential amplifier. 12. The phase lock loop frequency divider of claim 8, wherein the delay stage comprises a current-starved organic transistor inverter. 13. The phase lock loop frequency divider of claim 8, wherein the delay stage further comprises a feedback inverter stage. 14. The phase lock loop frequency divider of claim 8, further comprising an even plurality of delay stages. 15. The phase lock loop frequency divider of claim 5, wherein the phase detector comprises PMOS organic transistors. 16. The phase lock loop frequency divider of claim 5, wherein the phase detector comprises NMOS organic transistors. 17. The phase lock loop frequency divider of claim 5, wherein the amplifier comprises a singled-ended output. 18. The phase lock loop frequency divider of claim 5, wherein the amplifier comprises a differential output. 19. The phase lock loop frequency divider of claim 5, wherein the organic transistors in the phase detector are operated in a non-quasistatic mode. 20. The phase lock loop frequency divider of claim 5, further comprising a rectifier coupled to the first and second input terminals and having an output for providing power to the voltage-controlled oscillator. 21. The phase lock loop frequency divider of claim 5, further comprising a rectifier coupled to the first and second input terminals and having an output for providing power to the amplifier. 22. The phase lock loop frequency divider of claim 5, wherein the filter comprises a first PMOS transistor stage including two capacitor-connected PMOS organic transistors, and a second PMOS transistor stage including two capacitor-connected PMOS organic transistors. 23. The phase lock loop frequency divider of claim 5, wherein the filter comprises a first NMOS transistor stage including two capacitor-connected NMOS organic transistors, and a second NMOS transistor stage including two capacitor-connected NMOS organic transistors. 24. The phase lock loop frequency divider of claim 5, wherein the filter comprises a first NMOS transistor stage including two capacitors, and a second NMOS transistor stage including two capacitors. 25. The phase lock loop frequency divider of claim 5, wherein the filter comprises a proportional-plus-integral (PPI) loop filter. 26. A phase lock loop circuit comprising: a phase detector for receiving a differential input signal, including a plurality of organic MOS transistors operating in a non-quasistatic mode of operation; and a voltage-controlled oscillator for providing a synchronous output signal, and being responsive to the phase detector, wherein the output signal frequency is a sub-multiple of the input signal frequency. 27. The phase lock loop circuit of claim 26 further comprising an antenna coil for providing the differential input signal. 28. The phase lock loop circuit of claim 26 further comprising a capacitor to provide sufficient additional capacitance beyond the gate capacitance of the organic MOS transistors in the phase detector to resonate the parallel tuned network to a predetermined frequency. 29. The phase lock loop circuit of claim 26 wherein the plurality of organic MOS transistors comprises a plurality of organic PMOS transistors. 30. The phase lock loop circuit of claim 26 wherein the plurality of organic MOS transistors comprises a plurality of organic NMOS transistors. 31. A phase lock loop frequency divider comprising: an organic transistor phase detector having first and second input terminals for receiving a differential input signal; a voltage-controlled oscillator coupled to the phase detector having an output terminal for providing a synchronous output signal; a filter coupled to the phase detector; and an amplifier coupled to the filter for providing voltage control to the voltage-controlled oscillator, wherein the filter comprises a first PMOS transistor stage including two capacitor-connected PMOS organic transistors, and a second PMOS transistor stage including two capacitor-connected PMOS organic transistors. 32. A phase lock loop frequency divider comprising: an organic transistor phase detector having first and second input terminals for receiving a differential input signal; a voltage-controlled oscillator coupled to the phase detector having an output terminal for providing a synchronous output signal; a filter coupled to the phase detector; and an amplifier coupled to the filter for providing voltage control to the voltage-controlled oscillator, wherein the filter comprises a first NMOS transistor stage including two capacitor-connected NMOS organic transistors, and a second NMOS transistor stage including two capacitor-connected NMOS organic transistors. 33. A phase lock loop frequency divider comprising: an organic transistor phase detector having first and second input terminals for receiving a differential input signal; a voltage-controlled oscillator coupled to the phase detector having an output terminal for providing a synchronous output signal; a filter coupled to the phase detector; and an amplifier coupled to the filter for providing voltage control to the voltage-controlled oscillator, wherein the filter comprises a first NMOS transistor stage including two capacitors, and a second NMOS transistor stage including two capacitors.

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 3

IPC 상위 출원인

내보내기

상세정보
내보내기 구분	파일저장 인쇄 메일전송
구성항목	관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	> 총 건의 자료가 검색되었습니다. > 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) > 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. > 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) > 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오 > ~ > Text(ASCII format) Excel format

과학기술 지식인프라 ScienceON

ScienceON Chatbot

연합인증

특허 상세정보

Non-quasistatic phase lock loop frequency divider circuit

초록
▼

대표
청구항
▼

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 3

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

ScienceON Chatbot

연합인증

특허 상세정보

Non-quasistatic phase lock loop frequency divider circuit

초록 ▼

대표청구항 ▼

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 3

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

초록
▼

대표
청구항
▼